





How To Use This Book

This book has been organized by product type, beginning with Product Information. The products then follow, beginning with RAMs, then PROMS, PALs, and finally LOGIC. FIFO products are included in the LOGIC section. The Appendix A covers Packages, and Thermal Data. Appendix B covers Cypress Quality and Reliability aspects, and Appendix C is a compilation of various Application Briefs.

A Numeric Device Index is included after the Table of Contents that identifies products by numeric order, rather than by device type which is how the manual is set up. To further help you in identifying parts, a Product Line Cross Reference is in Product Information. Use it to find the Cypress part number that is comparable to another manufacturer's part number.

STATIC RAMS	
PROMS	3
PALS =======	4
LOGIC	5
APPENDICES	6

PRODUCT INFORMATION



Table of Contents

General Product In	formation	Page Number
Cypress Semiconductor Bac	kground	
Product Line Cross Referen	ce	1.2
Ordering Internation		
Static RAMs (Rand	lom Access Memory)	
Device Number	Description	
CY2147	4096 x 1 Static RAM	
CY2148	1024 x 4 Static RAM	
CY21L48	1024 x 4 Static RAM	
CY2149	1024 x 4 Static RAM	
CY21L49	1024 x 4 Static RAM	
CY7C122	256 x 4 Static RAM Separate I/O	
CY7C128	2048 x 8 Static RAM	
CY7C129	2048 x 8 Static RAM	
CY7C147	4096 x 1 Static RAM	
CY7C148	1024 x 4 Static RAM	
CY7C149	1024 x 4 Static RAM	
CY7C150	1024 x 4 Static RAM Separate I/O	
CY7C167	16,384 x 1 Static RAM	
CY7C168	4096 x 4 Static RAM	
CY7C169	4096 x 4 Static RAM	
CY7C170	4096 x 4 Static RAM	
CY7C187	65,536 x 1 Static RAM	
CY7C189	16 x 4 Static RAM	
CY7C190	16 x 4 Static RAM	
CY74S189	16 x 4 Static RAM	
CY54S189	16 x 4 Static RAM	
CY27S03	16 x 4 Static RAM	
CY27S07	16 x 4 Static RAM	
CY93422A	256 x 4 Static RAM Separate I/O	
CY93L422A	256 x 4 Static RAM Separate I/O	
CY93422	256 x 4 Static RAM Separate I/O	
CY93L422	256 x 4 Static RAM Separate I/O	
PROMs (Programi	mable Read Only Memory)	
PROM Introduction	•••••	3-1
Device Number	Description	
CY7C225	512 x 8 Registered PROM	
CY7C235	1024 x 8 Registered PROM	
CY7C245	2048 x 8 Registered PROM	
CY7C281	1024 x 8 PROM	
CY7C282	1024 x 8 PROM	
CY7C291	2048 x 8 PROM	
CY7C292	2048 x 8 PROM	
PROM Programming Infor	mation	



Table of Contents (Continued)

PALs (Programmable	Array Logic)	Page Number
Introduction to PALs		4-1
Device Number	Description	
PAL 20A Series	16R8A, 16R6A, 16R4A, 16L8A, 16R8A-2, 16R6A-2, 16R4A-2, 16L8A-2	4.2
PAL C 20A Series	PAL C 16R8A, PAL C 16R6A, PAL C 16R4A, PAL C 16L8A	
PAL C 22V10 PAL C 32V10 PAL Programming Information	CMOS PAL Device CMOS PAL Device	4-28
		36
LOGIC		
Device Number	Description	
CY2901B CY2901C CY2910 CY3341 CY7C401 CY7C402 CY7C403 CY7C404 CY7C901 CY7C909 CY7C911 CY7C910 CY8C901	CMOS Four Bit Slice CMOS Four Bit Slice CMOS Microprogram Controller 64 x 4 FIFO Serial Memory Cascadeable 64 x 4 FIFO Cascadeable 64 x 5 FIFO Cascadeable 64 x 4 FIFO with Output Enable Cascadeable 64 x 5 FIFO with Output Enable CMOS Four-Bit Slice Micro Programmed Sequencer Micro Programmed Sequencer Micro Programmed Controller Low Power CMOS Four-Bit Slice	
APPENDICES		
••		
Package Diagrams		6-1 6-7
Appendix B: Quality, Rel	iability, and Process Flows	6-8
Appendix C: Application	Briefs	6-16
Understanding FIFOs	teristics	6-23




Numeric Device Index

2147	Device Number	Description	Page Number
21.148	2147	4096 x 1 Static RAM	
2149	2148	1024 x 4 Static RAM	
211.49	21L48	1024 x 4 Static RAM	
27803	2149	1024 x 4 Static RAM	
27807	21L49	1024 x 4 Static RAM	
2901B	27S03	16 x 4 Static RAM	
2901C CMOS Four Bit Slice 5-1 2910 CMOS Microprogram Controller 5-2 3341 64 x 4 FIFO Serial Memory 5-3 548189 16 x 4 Static RAM 2-64 74F189 16 x 4 Static RAM 6-35 74S189 16 x 4 Static RAM 2-64 74S189 16 x 4 Static RAM 2-64 74S189 16 x 4 Static RAM 2-64 74S122 256 x 4 Static RAM 2-16 76S128 2048 x 8 Static RAM 2-16 76S129 2048 x 8 Static RAM 2-16 76S129 2048 x 8 Static RAM 2-16 76S148 1024 x 4 Static RAM 2-16 76S148 1024 x 4 Static RAM 2-16 76S149 1024 x 4 Static RAM 2-16 76S150 1024 x 4 Static RAM 2-16 76S160 1024 x 4 Static RAM 2-16 76S160 1024 x 4 Static RAM 2-16 76S160 4096 x 4 Static RAM 2-16 76S170 4096 x 4 Static RAM 2-16 76S187 65,536 x 1 Static RAM 2-16 76S189 16 x 4 Static RAM 2-18 76S189 16 x 4 Static RAM 2-18 76S189 16 x 4 Static RAM 2-18 76S190 16 x 4 Static RAM 2-18 76S190 16 x 4 Static RAM 2-18 76S25 512 x 8 Registered PROM 3-13 76S245 2048 x 8 Registered PROM 3-14 76S282 1024 x 8 PROM 3-14 76S291 2048 x 8 PROM 3-14 76S292 2048 x 8 PROM 3-14 76S293 2048 x 8 PROM 3-14 76S294 2048 x 8 PROM 3-14 76S295 2048 x 8 PROM 3-14 76S296 2048 x 8 PROM 3-15 76S301 CMOS FOUR-BIT Slice 5-7 76S301 Low Power CMOS Four-Bit Slice 5-7 76S301 2050 x 4 Static RAM Separate I/O 2-69 78S422 256 x 4 Static RAM Separate	27 S 07	16 x 4 Static RAM	
2901C CMOS Four Bit Slice .5-1	2901B	CMOS Four Bit Slice	
3341 64 x 4 FIFO Serial Memory 5.3 \$4S189 16 x 4 Static RAM 6.35 74S189 16 x 4 Static RAM 5.24 74F189 2048 x 8 Static RAM 5.24 75F189 1024 x 4 Static RAM 5.25 75F189 16 x 4 Static RAM 5.25 75F189 17 x 4 Static RAM 5.25 75F189 17 x 4 Static RAM 5.25 75F189 18	2901C		
3341 64 x 4 FIFO Serial Memory 5.3 \$4S189 16 x 4 Static RAM 6.35 74S189 16 x 4 Static RAM 5.24 74F189 2048 x 8 Static RAM 5.24 75F189 1024 x 4 Static RAM 5.25 75F189 16 x 4 Static RAM 5.25 75F189 17 x 4 Static RAM 5.25 75F189 17 x 4 Static RAM 5.25 75F189 18	2910	CMOS Microprogram Controller	
54S188 16 x 4 Static RAM 2.64 74F189 16 x 4 Static RAM 6.35 74S189 16 x 4 Static RAM 2.64 7C122 256 x 4 Static RAM 2.10 7C129 2048 x 8 Static RAM 2.16 7C129 2048 x 8 Static RAM 2.16 7C147 4096 x 1 Static RAM 2.22 7C148 1024 x 4 Static RAM 2.22 7C149 1024 x 4 Static RAM 2.28 7C150 1024 x 4 Static RAM 2.28 7C167 16,384 x 1 Static RAM 2.24 7C168 4096 x 4 Static RAM 2.40 7C169 4096 x 4 Static RAM 2.40 7C168 4096 x 4 Static RAM 2.40 7C169 4096 x 4 Static RAM 2.57 7C189 16 x 4 Static RAM 2.57 7C189 16 x 4 Static RAM 2.52 7C189 16 x 4 Static RAM 2.58 7C189 16 x 4 Static RAM 2.58 7C225 512 x 8 Registered PROM 3.3 7C235 1024 x 8 RCM 3.23 7C240 208 x 8 Regis	3341		
74F189 16 x 4 Static RAM 6-35 74S189 16 x 4 Static RAM 2-64 7C122 226 x 4 Static RAM Separate I/O 2-10 7C128 2048 x 8 Static RAM 2-16 7C129 2048 x 8 Static RAM 2-16 7C147 4096 x 1 Static RAM 2-28 7C148 1024 x 4 Static RAM 2-28 7C149 1024 x 4 Static RAM 2-28 7C150 1024 x 4 Static RAM 2-28 7C167 16,384 x 1 Static RAM 2-40 7C168 4096 x 4 Static RAM 2-40 7C169 4096 x 4 Static RAM 2-46 7C169 4096 x 4 Static RAM 2-46 7C170 4096 x 4 Static RAM 2-52 7C187 65,536 x 1 Static RAM 2-52 7C189 16 x 4 Static RAM 2-53 7C225 512 x 8 Registered PROM 3-3 7C225 512 x 8 Registered PROM 3-3 7C225 512 x 8 Registered PROM 3-3 7C281 1024 x 8 PROM 3-34 7C291 2048 x 8 PROM 3-4 7C290	54S189		
74S189 16 x 4 Static RAM 2.64 7C122 256 x 4 Static RAM Separate I/O 2.10 7C128 2048 x 8 Static RAM 2.16 7C129 2048 x 8 Static RAM 2.16 7C147 4096 x 1 Static RAM 2.22 7C148 1024 x 4 Static RAM 2.28 7C149 1024 x 4 Static RAM 2.28 7C150 1024 x 4 Static RAM 2.24 7C167 16,384 x 1 Static RAM 2.40 7C168 4096 x 4 Static RAM 2.40 7C169 4096 x 4 Static RAM 2.46 7C170 4096 x 4 Static RAM 2.57 7C187 65,536 x 1 Static RAM 2.57 7C189 16 x 4 Static RAM 2.57 7C189 16 x 4 Static RAM 2.58 7C225 512 x 8 Registered PROM 3.3 7C235 1024 x 8 Registered PROM 3.3 7C235 1024 x 8 Registered PROM 3.43 7C281 1024 x 8 PROM 3.23 7C281 2048 x 8 PROM 3.34 7C292 2048 x 8 PROM 3.42 7C402			
TC122 256 x 4 Static RAM 2-10 7C128 2048 x 8 Static RAM 2-16 7C129 2048 x 8 Static RAM 2-16 7C147 4096 x 1 Static RAM 2-22 7C148 1024 x 4 Static RAM 2-28 7C149 1024 x 4 Static RAM 2-28 7C150 1024 x 4 Static RAM 2-24 7C167 16,384 x 1 Static RAM 2-40 7C168 4906 x 4 Static RAM 2-40 7C169 4096 x 4 Static RAM 2-46 7C170 4096 x 4 Static RAM 2-57 7C187 65,536 x 1 Static RAM 2-57 7C189 16 x 4 Static RAM 2-57 7C187 65,536 x 1 Static RAM 2-58 7C190 16 x 4 Static RAM 2-58 7C190 16 x 4 Static RAM 2-58 7C225 512 x 8 Registered PROM 3-3 7C225 512 x 8 Registered PROM 3-3 7C245 2048 x 8 Registered PROM 3-3 7C281 1024 x 8 PROM 3-3 7			
7C128 2048 x 8 Static RAM 2-16 7C129 2048 x 8 Static RAM 2-16 7C147 4096 x 1 Static RAM 2-22 7C148 1024 x 4 Static RAM 2-28 7C150 1024 x 4 Static RAM 2-28 7C1510 1024 x 4 Static RAM 2-34 7C167 16,384 x 1 Static RAM 2-40 7C168 4096 x 4 Static RAM 2-46 7C169 4096 x 4 Static RAM 2-46 7C170 4096 x 4 Static RAM 2-57 7C189 16 x 4 Static RAM 2-57 7C189 16 x 4 Static RAM 2-58 7C190 16 x 4 Static RAM 2-58 7C215 512 x 8 Registered PROM 3-3 7C235 1024 x 8 Registered PROM 3-3 7C245 2048 x 8 Registered PROM 3-34 7C281 1024 x 8 PROM 3-34 7C282 1024 x 8 PROM 3-34 7C291 2048 x 8 PROM 3-34 7C402 Cascadeable 64 x 4 FIFO 5-7 7C403 Cascadeable 64 x 5 FIFO 5-7 7C404 Ca	7C122		
7C129 2048 x 8 Static RAM 2.216 7C147 4096 x 1 Static RAM 2.22 7C148 1024 x 4 Static RAM 2.28 7C149 1024 x 4 Static RAM 2.28 7C150 1024 x 4 Static RAM 2.40 7C167 16,384 x 1 Static RAM 2.40 7C168 4096 x 4 Static RAM 2.46 7C169 4096 x 4 Static RAM 2.46 7C170 4096 x 4 Static RAM 2.52 7C187 65,536 x 1 Static RAM 2.52 7C189 16 x 4 Static RAM 2.53 7C235 16 x 4 Static RAM 2.58 7C225 512 x 8 Registered PROM 3.3 7C235 1024 x 8 Registered PROM 33 7C281 1024 x 8 PROM 32 7C282 2048 x 8 Registered PROM 33 7C281 1024 x 8 PROM 33 7C292 2048 x 8 PROM 34 7C401 Cascadeable 64 x 4 FIFO 5.7 7C402 Cascadeable 64 x 5 FIFO 5.7 7			
7C147 4096 x 1 Static RAM 2-22 7C148 1024 x 4 Static RAM 2-28 7C150 1024 x 4 Static RAM Separate I/O 2-34 7C167 16,384 x 1 Static RAM 2-40 7C168 4096 x 4 Static RAM 2-46 7C169 4096 x 4 Static RAM 2-46 7C170 4096 x 4 Static RAM 2-57 7C187 65,536 x 1 Static RAM 2-57 7C189 16 x 4 Static RAM 2-58 7C219 16 x 4 Static RAM 2-58 7C225 512 x 8 Registered PROM 3-3 7C235 1024 x 8 Registered PROM 3-13 7C245 2048 x 8 Registered PROM 3-34 7C281 1024 x 8 PROM 3-34 7C292 2048 x 8 PROM 3-34 7C401 Cascadeable 64 x 4 FIFO 5-7 7C402 Cascadeable 64 x 5 FIFO 5-7 7C404 Cascadeable 64 x 5 FIFO 5-7 7C901 CMOS Four-Bit Slice 5-15 7C901 Micro Programmed Sequencer 5-27 7C901 Micr			
7C148 1024 x 4 Static RAM 2-28 7C149 1024 x 4 Static RAM 2-28 7C150 102 x 4 Static RAM 2-34 7C167 16,384 x 1 Static RAM 2-40 7C168 4096 x 4 Static RAM 2-46 7C169 4096 x 4 Static RAM 2-46 7C170 4096 x 4 Static RAM 2-52 7C187 65,536 x 1 Static RAM 2-57 7C188 16 x 4 Static RAM 2-58 7C190 16 x 4 Static RAM 2-58 7C190 16 x 4 Static RAM 2-58 7C190 16 x 4 Static RAM 2-58 7C225 512 x 8 Registered PROM 3-3 7C235 1024 x 8 Registered PROM 3-3 7C245 2048 x 8 Registered PROM 3-23 7C281 1024 x 8 PROM 3-34 7C291 2048 x 8 PROM 3-34 7C292 2048 x 8 PROM 3-42 7C401 Cascadeable 64 x 5 FIFO 5-7 7C402 Cascadeable 64 x 5 FIFO 5-7 7C901 CMOS Four-Bit Slice 5-1 7C901 Micro Programmed Sequencer 5-27 7C901 Micro Programmed Sequencer 5-27 7C910 Micro Programmed Sequencer 5-27 <td></td> <td></td> <td></td>			
7C149 1024 x 4 Static RAM 2-28 7C150 1024 x 4 Static RAM 2-34 7C167 16,384 x 1 Static RAM 2-40 7C168 4096 x 4 Static RAM 2-46 7C169 4096 x 4 Static RAM 2-46 7C170 4096 x 4 Static RAM 2-52 7C187 65,536 x 1 Static RAM 2-57 7C188 16 x 4 Static RAM 2-58 7C190 16 x 4 Static RAM 2-58 7C235 12 x 8 Registered PROM 3-3 7C235 1024 x 8 Registered PROM 3-3 7C245 2048 x 8 Registered PROM 3-23 7C281 1024 x 8 PROM 3-34 7C291 2048 x 8 PROM 3-34 7C292 2048 x 8 PROM 3-42 7C401 Cascadeable 64 x 4 FIFO 5-7 7C402 Cascadeable 64 x 5 FIFO 5-7 7C404 Cascadeable 64 x 5 FIFO 5-7 7C901 CMOS Four-Bit Slice 5-15 7C901 Micro Programmed Sequencer 5-27			
7C150 1024 x 4 Static RAM Separate I/O 2.34 7C167 16,384 x 1 Static RAM 2.40 7C168 4096 x 4 Static RAM 2.46 7C169 4096 x 4 Static RAM 2.46 7C170 4096 x 4 Static RAM 2.52 7C187 65,536 x 1 Static RAM 2.57 7C189 16 x 4 Static RAM 2.58 7C190 16 x 4 Static RAM 2.58 7C225 512 x 8 Registered PROM 2.58 7C225 512 x 8 Registered PROM 33 7C235 1024 x 8 Registered PROM 33 7C281 1024 x 8 Registered PROM 323 7C282 1024 x 8 PROM 334 7C291 2048 x 8 PROM 334 7C292 2048 x 8 PROM 342 7C402 Cascadeable 64 x 4 FIFO 5-7 7C403 Cascadeable 64 x 5 FIFO 5-7 7C404 Cascadeable 64 x 5 FIFO 5-7 7C901 CMOS Four-Bit Slice 5-15 7C910 Micro Programmed Sequencer 5-27			
7C167 16,384 x 1 Static RAM 2-40 7C168 4096 x 4 Static RAM 2-46 7C170 4096 x 4 Static RAM 2-52 7C187 65,536 x 1 Static RAM 2-57 7C189 16 x 4 Static RAM 2-58 7C190 16 x 4 Static RAM 2-58 7C190 16 x 4 Static RAM 2-58 7C295 512 x 8 Registered PROM 3-3 7C235 1024 x 8 Registered PROM 3-3 7C281 1024 x 8 Registered PROM 3-3 7C282 2048 x 8 Registered PROM 3-34 7C282 1024 x 8 PROM 3-34 7C291 2048 x 8 PROM 3-34 7C292 2048 x 8 PROM 3-42 7C401 Cascadeable 64 x 4 FIFO 5-7 7C402 Cascadeable 64 x 5 FIFO 5-7 7C404 Cascadeable 64 x 5 FIFO 5-7 7C901 CMOS Four-Bit Slice 5-15 7C909 Micro Programmed Sequencer 5-27 7C911 Micro Programmed Sequencer 5-27 8C901 Low Power CMOS Four-Bit Slice 5-15			
7C168 4096 x 4 Static RAM 2-46 7C169 4096 x 4 Static RAM 2-46 7C170 4096 x 4 Static RAM 2-52 7C187 65,536 x 1 Static RAM 2-57 7C189 16 x 4 Static RAM 2-58 7C190 16 x 4 Static RAM 2-58 7C225 512 x 8 Registered PROM 3-3 7C235 1024 x 8 Registered PROM 3-13 7C245 2048 x 8 Registered PROM 3-23 7C281 1024 x 8 PROM 3-34 7C292 2048 x 8 PROM 3-34 7C291 2048 x 8 PROM 3-42 7C401 Cascadeable 64 x 4 FIFO 5-7 7C402 Cascadeable 64 x 5 FIFO 5-7 7C403 Cascadeable 64 x 5 FIFO 5-7 7C901 CMOS Four-Bit Slice 5-7 7C901 CMOS Four-Bit Slice 5-15 7C901 Micro Programmed Sequencer 5-27			
7C169 4096 x 4 Static RAM 2-46 7C170 4096 x 4 Static RAM 2-52 7C187 65,536 x 1 Static RAM 2-57 7C189 16 x 4 Static RAM 2-58 7C190 16 x 4 Static RAM 2-58 7C225 512 x 8 Registered PROM 3-3 7C235 1024 x 8 Registered PROM 3-13 7C245 2048 x 8 Registered PROM 3-23 7C281 1024 x 8 PROM 3-34 7C282 1024 x 8 PROM 3-34 7C291 2048 x 8 PROM 3-42 7C292 2048 x 8 PROM 3-42 7C401 Cascadeable 64 x 4 FIFO 5-7 7C402 Cascadeable 64 x 5 FIFO 5-7 7C403 Cascadeable 64 x 5 FIFO 5-7 7C901 CMOS Four-Bit Slice 5-15 7C909 Micro Programmed Sequencer 5-27 7C911 Micro Programmed Sequencer 5-27 8C901 Low Power CMOS Four-Bit Slice 5-27 8C901 Low Power CMOS Four-Bit Slice 5-42 93422 256 x 4 Static RAM Separate I/O 2-69 <td></td> <td></td> <td></td>			
7C170 4096 x 4 Static RAM 2-52 7C187 65,536 x 1 Static RAM 2-57 7C189 16 x 4 Static RAM 2-58 7C190 16 x 4 Static RAM 2-58 7C225 512 x 8 Registered PROM 3-3 7C235 1024 x 8 Registered PROM 3-3 7C245 2048 x 8 Registered PROM 3-23 7C281 1024 x 8 PROM 3-34 7C282 1024 x 8 PROM 3-34 7C291 2048 x 8 PROM 3-42 7C292 2048 x 8 PROM 3-42 7C401 Cascadeable 64 x 4 FIFO 5-7 7C402 Cascadeable 64 x 4 FIFO 5-7 7C403 Cascadeable 64 x 5 FIFO 5-7 7C404 Cascadeable 64 x 5 FIFO 5-7 7C901 CMOS Four-Bit Slice 5-15 7C909 Micro Programmed Sequencer 5-27 7C910 Micro Programmed Sequencer 5-27 8C901 Low Power CMOS Four-Bit Slice 5-42 93422 256 x 4 Static RAM Separate I/O 2-69 93422A 256 x 4 Static RAM Separate I/O 2-69			
7C187 65,536 x 1 Static RAM 2-57 7C189 16 x 4 Static RAM 2-58 7C190 16 x 4 Static RAM 2-58 7C225 512 x 8 Registered PROM 3-3 7C235 1024 x 8 Registered PROM 3-13 7C245 2048 x 8 Registered PROM 3-23 7C281 1024 x 8 PROM 3-34 7C282 1024 x 8 PROM 3-34 7C291 2048 x 8 PROM 3-42 7C292 2048 x 8 PROM 3-42 7C401 Cascadeable 64 x 4 FIFO 5-7 7C402 Cascadeable 64 x 5 FIFO 5-7 7C403 Cascadeable 64 x 5 FIFO 5-7 7C901 CMOS Four-Bit Slice 5-7 7C901 CMOS Four-Bit Slice 5-15 7C901 Micro Programmed Sequencer 5-27 7C911 Micro Programmed Sequencer 5-27 8C901 Low Power CMOS Four-Bit Slice 5-42 93422 256 x 4 Static RAM Separate I/O 2-69 93422A 256 x 4 Static RAM Separate I/O 2-69 93L422 256 x 4 Static RAM Separate I/O 2-			
7C189 16 x 4 Static RAM 2-58 7C190 16 x 4 Static RAM 2-58 7C225 512 x 8 Registered PROM 3-3 7C235 1024 x 8 Registered PROM 3-13 7C245 2048 x 8 Registered PROM 3-23 7C281 1024 x 8 PROM 3-34 7C282 1024 x 8 PROM 3-34 7C291 2048 x 8 PROM 3-42 7C292 2048 x 8 PROM 3-42 7C401 Cascadeable 64 x 4 FIFO 5-7 7C403 Cascadeable 64 x 4 FIFO 5-7 7C404 Cascadeable 64 x 5 FIFO 5-7 vith Output Enable 5-7 7C901 CMOS Four-Bit Slice 5-15 7C910 Micro Programmed Sequencer 5-35 7C911 Micro Programmed Sequencer 5-35 7C901 Micro Programmed Sequencer 5-35 7C901 Micro Programmed Sequencer 5-27 8C901 Low Power CMOS Four-Bit Slice 5-42 93422 256 x 4 Static RAM Separate I/O 2-69 93422A 256 x 4 Static RAM Separate I/O 2-69 <			
7C190 16 x 4 Static RAM 2-58 7C225 512 x 8 Registered PROM 3-3 7C235 1024 x 8 Registered PROM 3-13 7C245 2048 x 8 Registered PROM 3-23 7C281 1024 x 8 PROM 3-34 7C282 1024 x 8 PROM 3-34 7C291 2048 x 8 PROM 3-42 7C292 2048 x 8 PROM 3-42 7C401 Cascadeable 64 x 4 FIFO 5-7 7C402 Cascadeable 64 x 5 FIFO 5-7 7C403 Cascadeable 64 x 5 FIFO 5-7 vith Output Enable 5-7 7C901 CMOS Four-Bit Slice 5-15 7C909 Micro Programmed Sequencer 5-27 7C910 Micro Programmed Sequencer 5-27 7C911 Micro Programmed Sequencer 5-27 8C901 Low Power CMOS Four-Bit Slice 5-42 93422 256 x 4 Static RAM Separate I/O 2-69 93422A 256 x 4 Static RAM Separate I/O 2-69 93L422 256 x 4 Static RAM Separate I/O 2-69			
7C225 512 x 8 Registered PROM 3-3 7C235 1024 x 8 Registered PROM 3-13 7C245 2048 x 8 Registered PROM 3-23 7C281 1024 x 8 PROM 3-34 7C282 1024 x 8 PROM 3-34 7C291 2048 x 8 PROM 3-42 7C292 2048 x 8 PROM 3-42 7C401 Cascadeable 64 x 4 FIFO 5-7 7C402 Cascadeable 64 x 5 FIFO 5-7 7C403 Cascadeable 64 x 4 FIFO 5-7 with Output Enable 5-7 7C404 Cascadeable 64 x 5 FIFO 5-7 7C901 CMOS Four-Bit Slice 5-15 7C909 Micro Programmed Sequencer 5-27 7C910 Micro Programmed Sequencer 5-27 7C911 Micro Programmed Sequencer 5-27 8C901 Low Power CMOS Four-Bit Slice 5-42 93422 256 x 4 Static RAM Separate I/O 2-69 93422A 256 x 4 Static RAM Separate I/O 2-69 93L422 256 x 4 Static RAM Separate I/O 2-69			
7C235 1024 x 8 Registered PROM 3-13 7C245 2048 x 8 Registered PROM 3-23 7C281 1024 x 8 PROM 3-34 7C282 1024 x 8 PROM 3-34 7C291 2048 x 8 PROM 3-42 7C292 2048 x 8 PROM 3-42 7C401 Cascadeable 64 x 4 FIFO 5-7 7C402 Cascadeable 64 x 5 FIFO 5-7 7C403 Cascadeable 64 x 5 FIFO 5-7 with Output Enable 5-7 7C404 Cascadeable 64 x 5 FIFO 5-7 with Output Enable 5-7 7C901 CMOS Four-Bit Slice 5-15 7C909 Micro Programmed Sequencer 5-27 7C910 Micro Programmed Controller 5-35 7C911 Micro Programmed Sequencer 5-27 8C901 Low Power CMOS Four-Bit Slice 5-42 93422 256 x 4 Static RAM Separate I/O 2-69 93422A 256 x 4 Static RAM Separate I/O 2-69 93L422 256 x 4 Static RAM Separate I/O 2-69			
7C245 2048 x 8 Registered PROM 3-23 7C281 1024 x 8 PROM 3-34 7C282 1024 x 8 PROM 3-34 7C291 2048 x 8 PROM 3-42 7C292 2048 x 8 PROM 3-42 7C401 Cascadeable 64 x 4 FIFO 5-7 7C402 Cascadeable 64 x 5 FIFO 5-7 7C403 Cascadeable 64 x 4 FIFO 5-7 with Output Enable 5-7 7C404 Cascadeable 64 x 5 FIFO 5-7 with Output Enable 5-7 7C901 CMOS Four-Bit Slice 5-15 7C909 Micro Programmed Sequencer 5-27 7C910 Micro Programmed Controller 5-35 7C911 Micro Programmed Sequencer 5-27 8C901 Low Power CMOS Four-Bit Slice 5-42 93422 256 x 4 Static RAM Separate I/O 2-69 93422 256 x 4 Static RAM Separate I/O 2-69 93L422 256 x 4 Static RAM Separate I/O 2-69			
7C281 1024 x 8 PROM 3-34 7C282 1024 x 8 PROM 3-34 7C291 2048 x 8 PROM 3-42 7C292 2048 x 8 PROM 3-42 7C401 Cascadeable 64 x 4 FIFO 5-7 7C402 Cascadeable 64 x 5 FIFO 5-7 7C403 Cascadeable 64 x 4 FIFO 5-7 with Output Enable 5-7 7C404 Cascadeable 64 x 5 FIFO 5-7 with Output Enable 5-7 7C901 CMOS Four-Bit Slice 5-15 7C909 Micro Programmed Sequencer 5-27 7C910 Micro Programmed Controller 5-35 7C911 Micro Programmed Sequencer 5-27 8C901 Low Power CMOS Four-Bit Slice 5-42 93422 256 x 4 Static RAM Separate I/O 2-69 93422A 256 x 4 Static RAM Separate I/O 2-69 93L422 256 x 4 Static RAM Separate I/O 2-69			
7C282 1024 x 8 PROM 3-34 7C291 2048 x 8 PROM 3-42 7C292 2048 x 8 PROM 3-42 7C401 Cascadeable 64 x 4 FIFO 5-7 7C402 Cascadeable 64 x 5 FIFO 5-7 7C403 Cascadeable 64 x 4 FIFO 5-7 vith Output Enable 5-7 7C404 Cascadeable 64 x 5 FIFO 5-7 vith Output Enable 5-7 7C901 CMOS Four-Bit Slice 5-15 7C909 Micro Programmed Sequencer 5-27 7C910 Micro Programmed Controller 5-35 7C911 Micro Programmed Sequencer 5-27 8C901 Low Power CMOS Four-Bit Slice 5-42 93422 256 x 4 Static RAM Separate I/O 2-69 93422A 256 x 4 Static RAM Separate I/O 2-69 93L422 256 x 4 Static RAM Separate I/O 2-69			
7C291 2048 x 8 PROM 3-42 7C292 2048 x 8 PROM 3-42 7C401 Cascadeable 64 x 4 FIFO 5-7 7C402 Cascadeable 64 x 5 FIFO 5-7 7C403 Cascadeable 64 x 4 FIFO 5-7 with Output Enable 5-7 7C404 Cascadeable 64 x 5 FIFO 5-7 with Output Enable 5-7 7C901 CMOS Four-Bit Slice 5-15 7C909 Micro Programmed Sequencer 5-27 7C910 Micro Programmed Controller 5-35 7C911 Micro Programmed Sequencer 5-27 8C901 Low Power CMOS Four-Bit Slice 5-42 93422 256 x 4 Static RAM Separate I/O 2-69 9342A 256 x 4 Static RAM Separate I/O 2-69 93L422 256 x 4 Static RAM Separate I/O 2-69			
7C292 2048 x 8 PROM 3.42 7C401 Cascadeable 64 x 4 FIFO 5-7 7C402 Cascadeable 64 x 5 FIFO 5-7 7C403 Cascadeable 64 x 4 FIFO 5-7 with Output Enable 5-7 CA044 Cascadeable 64 x 5 FIFO 5-7 with Output Enable 5-7 7C901 CMOS Four-Bit Slice 5-15 7C909 Micro Programmed Sequencer 5-27 7C910 Micro Programmed Controller 5-35 7C911 Micro Programmed Sequencer 5-27 8C901 Low Power CMOS Four-Bit Slice 5-42 93422 256 x 4 Static RAM Separate I/O 2-69 9342A 256 x 4 Static RAM Separate I/O 2-69 93L422 256 x 4 Static RAM Separate I/O 2-69			The state of the s
7C401 Cascadeable 64 x 4 FIFO 5-7 7C402 Cascadeable 64 x 5 FIFO 5-7 7C403 Cascadeable 64 x 4 FIFO 5-7 with Output Enable 5-7 7C404 Cascadeable 64 x 5 FIFO 5-7 with Output Enable 5-7 7C901 CMOS Four-Bit Slice 5-15 7C909 Micro Programmed Sequencer 5-27 7C910 Micro Programmed Controller 5-35 7C911 Micro Programmed Sequencer 5-27 8C901 Low Power CMOS Four-Bit Slice 5-42 93422 256 x 4 Static RAM Separate I/O 2-69 93422A 256 x 4 Static RAM Separate I/O 2-69 93L422 256 x 4 Static RAM Separate I/O 2-69			
7C402 Cascadeable 64 x 5 FIFO 5-7 7C403 Cascadeable 64 x 4 FIFO sth Output Enable 5-7 7C404 Cascadeable 64 x 5 FIFO with Output Enable 5-7 7C901 CMOS Four-Bit Slice 5-15 7C909 Micro Programmed Sequencer 5-27 7C910 Micro Programmed Controller 5-35 7C911 Micro Programmed Sequencer 5-27 8C901 Low Power CMOS Four-Bit Slice 5-42 93422 256 x 4 Static RAM Separate I/O 2-69 93422A 256 x 4 Static RAM Separate I/O 2-69 93L422 256 x 4 Static RAM Separate I/O 2-69			
7C403 Cascadeable 64 x 4 FIFO with Output Enable .5-7 7C404 Cascadeable 64 x 5 FIFO with Output Enable .5-7 7C901 CMOS Four-Bit Slice .5-15 7C909 Micro Programmed Sequencer .5-27 7C910 Micro Programmed Controller .5-35 7C911 Micro Programmed Sequencer .5-27 8C901 Low Power CMOS Four-Bit Slice .5-42 93422 256 x 4 Static RAM Separate I/O 2-69 93422A 256 x 4 Static RAM Separate I/O 2-69 93L422 256 x 4 Static RAM Separate I/O 2-69			
with Output Enable 5-7 7C404 Cascadeable 64 x 5 FIFO .5-7 with Output Enable .5-7 7C901 CMOS Four-Bit Slice .5-15 7C909 Micro Programmed Sequencer .5-27 7C910 Micro Programmed Controller .5-35 7C911 Micro Programmed Sequencer .5-27 8C901 Low Power CMOS Four-Bit Slice .5-42 93422 256 x 4 Static RAM Separate I/O 2-69 93422A 256 x 4 Static RAM Separate I/O 2-69 93L422 256 x 4 Static RAM Separate I/O 2-69			
7C404 Cascadeable 64 x 5 FIFO with Output Enable .5-7 7C901 CMOS Four-Bit Slice .5-15 7C909 Micro Programmed Sequencer .5-27 7C910 Micro Programmed Controller .5-35 7C911 Micro Programmed Sequencer .5-27 8C901 Low Power CMOS Four-Bit Slice .5-42 93422 256 x 4 Static RAM Separate I/O .2-69 93422A 256 x 4 Static RAM Separate I/O .2-69 93L422 256 x 4 Static RAM Separate I/O .2-69	7 6 103	with Output Enable	5-7
with Output Enable 5-7 7C901 CMOS Four-Bit Slice 5-15 7C909 Micro Programmed Sequencer 5-27 7C910 Micro Programmed Controller 5-35 7C911 Micro Programmed Sequencer 5-27 8C901 Low Power CMOS Four-Bit Slice 5-42 93422 256 x 4 Static RAM Separate I/O 2-69 9342A 256 x 4 Static RAM Separate I/O 2-69 93L422 256 x 4 Static RAM Separate I/O 2-69	7C404		
7C901 CMOS Four-Bit Slice 5-15 7C909 Micro Programmed Sequencer 5-27 7C910 Micro Programmed Controller 5-35 7C911 Micro Programmed Sequencer 5-27 8C901 Low Power CMOS Four-Bit Slice 5-42 93422 256 x 4 Static RAM Separate I/O 2-69 93422A 256 x 4 Static RAM Separate I/O 2-69 93L422 256 x 4 Static RAM Separate I/O 2-69	76101		5-7
7C909 Micro Programmed Sequencer 5-27 7C910 Micro Programmed Controller 5-35 7C911 Micro Programmed Sequencer 5-27 8C901 Low Power CMOS Four-Bit Slice 5-42 93422 256 x 4 Static RAM Separate I/O 2-69 93422A 256 x 4 Static RAM Separate I/O 2-69 93L422 256 x 4 Static RAM Separate I/O 2-69	7C901	CMOS Four-Rit Slice	5-15
7C910 Micro Programmed Controller 5-35 7C911 Micro Programmed Sequencer 5-27 8C901 Low Power CMOS Four-Bit Slice 5-42 93422 256 x 4 Static RAM Separate I/O 2-69 93422A 256 x 4 Static RAM Separate I/O 2-69 93L422 256 x 4 Static RAM Separate I/O 2-69 93L422 256 x 4 Static RAM Separate I/O 2-69			
7C911 Micro Programmed Sequencer 5-27 8C901 Low Power CMOS Four-Bit Slice 5-42 93422 256 x 4 Static RAM Separate I/O 2-69 93422A 256 x 4 Static RAM Separate I/O 2-69 93L422 256 x 4 Static RAM Separate I/O 2-69 93L422 256 x 4 Static RAM Separate I/O 2-69			
8C901 Low Power CMOS Four-Bit Slice 5-42 93422 256 x 4 Static RAM Separate I/O 2-69 93422A 256 x 4 Static RAM Separate I/O 2-69 93L422 256 x 4 Static RAM Separate I/O 2-69 93L422 256 x 4 Static RAM Separate I/O 2-69			
93422 256 x 4 Static RAM Separate I/O 2-69 93422A 256 x 4 Static RAM Separate I/O 2-69 93L422 256 x 4 Static RAM Separate I/O 2-69			
93422A 256 x 4 Static RAM Separate I/O 2-69 93L422 256 x 4 Static RAM Separate I/O 2-69			
93L422 256 x 4 Static RAM Separate I/O			
	93L422A		



Numeric Device Index (Continued)

Device Number	Description	Page Number
PAL 20A Series	CMOS PAL Device	4-3
16L8A	• • • • • • • • • • • • • • • • • • • •	
16L8A-2		
16R4A		
16R4A-2		
	• • • • • • • • • • • • • • • • • • • •	
16R8A		
PAL C 20A Series	CMOS PAL Device	
PAL C 16L8A	• • • • • • • • • • • • • • • • • • • •	
PAL C 16R6A		
PAL C 16R8A		
PAL C 22V10	CMOS PAL Device	
PAL C 32V10	CMOS PAL Device	



PRODUCT ===		
NFORMATION	, , , , , , , , , , , , , , , , , , , ,	

STATIC RAMS	

PROMS		4
PALS ≡		4

LOGIC	

APPENDICES	6



Section Contents

General Product Information	Page Number
Cypress Semiconductor Background	
Cypress CMOS Technology	
Product Line Cross Reference	
Product Selection Guide	
Ordering Information	



Cypress Semiconductor Background

Cypress Semiconductor was founded in April of 1983 and has quickly emerged as a leader of high performance CMOS products. The Cypress CMOS product line is targeted to replace slower bipolar and NMOS products with reliability, high speed and low power.

Cypress products fall into three families: High Speed Static RAMs, Programmable Products, and Logic. Initial members of the Static RAM family include devices in densities of 64 bits to 16K bits and performance from 15 to 35 ns. The various organizations from 16 x 4, 256 x 4 through 16K x 1, 2K x 8, and 4K x 4 provide field applications in large mainframes, high speed controllers, communications, and graphics display.

Cypress Programmable Products consist of high speed CMOS PROMs and Programmable Array Logic (PAL), both employing an EPROM programming element. Like the High Speed Static RAM family, these products are the natural choice to replace older devices manufactured in bipolar technology because they provide superior performance at one half of the power consumption.

Logic products beginning with the 7C901 Four Bit Slice, include a family of FIFO's (First In First Out buffers). FIFOs provide the interface between digital information paths of widely varying speeds. This allows the information source to operate at its own intrinsic speed while the results may be processed or distributed at a speed commensurate with need.

Cypress's semiconductors are 100% "Made in USA". Situated in California's Silicon Valley, Cypress houses R&D, design, wafer fabrication, assembly, and administration. The facilities are designed to the most demanding technical and environmental specifications in the industry. In many other semiconductor facilities, wafers are fabricated in Class 100 environments, often under laminar flow hoods only. At Cypress the entire wafer fabrication area is a Class 10 environment. This means that the ambient air has less than 10 particulates of greater than 0.2 micron in diameter per cubic foot of air. Other environmental considerations are carefully insured: temperature is controlled to a ± 0.2 degree Fahrenheit tolerance; filtered air is completely exchanged 10 times each minute throughout the fab; critical equipment is situated on isolated slabs to minimize vibration.

Attention to assembly is just as critical. Assembly is done in a Class 100 clean room until the silicon die is sealed in a package. Lead frames are handled in carriers or cassettes through the entire operation. Automated robots remove and replace parts into cassettes. Using sophisticated automated equipment, parts are assembled and tested in less than five days. The Cypress assembly line is the most flexible, automated line in the United States.

The Cypress motto has always been "only the best". The best facilities, the best equipment, the best employees . . . all striving to make the best CMOS product. Cypress has grown very quickly to become "the best".

Cypress CMOS Technology

In the last decade, there has been a tremendous need for high performance semiconductor products manufactured with a balance of SPEED, RELIABILITY, and POWER. Cypress Semiconductor has overcome the classically held perceptions that CMOS is a moderate performance technology. That places its product lines ahead of its bipolar competitors in all three areas.

The Cypress process is a 1.2 micron "N" well technology with double layer poly, single layer metal and an EPROM capability. The process employs lightly doped extensions of the heavily doped source and drain regions for both "N" and "P" channel transistors for significant improvement in gate delays. Further improvements in performance, through the use of substrate bias techniques, have added the benefit of eliminating the input and output latchup characteristics associated with the older CMOS technologies.

To further enhance the technology from the reliability direction, improvements have been incorporated in the process and design minimizing electrostatic discharge and input signal clipping problems.

Finally, although not a requirement in the high performance arena, CMOS technology substantially reduces the power consumption for any device. This improves reliability by allowing the device to operate at a lower die temperature. Now higher levels of integration are possible without trading performance for power. For instance, devices may now be delivered in plastic packages, without any impact on reliability.

While addressing the performance issues of CMOS technology, Cypress has not ignored the quality and reliability aspects of technology development. Rather, the traditional failure mechanisms of electrostatic discharge (ESD) and latchup have been addressed and solved through process and design technology innovation.

ESD-induced failure has been a generic problem for many high performance MOS and bipolar products. Although in its earliest years MOS technology experienced oxide reliability failures, this problem has largely been eliminated through improved oxide growth techniques and a better understanding of the ESD problem. The effort to adequately protect against ESD failures is perturbed by circuit delays associated with ESD protection circuits. Focusing on these constraints, Cypress has developed ESD protection circuitry specific to 1.2 micron CMOS process technology. All Cypress products are designed to withstand voltage and energy levels in excess of 2000 volts and 0.4 milli-joules, more than twice the energy level specified by MIL STD 883C.

Latchup, a traditional problem with CMOS technologies, has been eliminated through the use of substrate bias generation techniques, the elimination of the "P" MOS pullups in the output drivers, the use of guardring structures, and care in the physical layout of the products.

The Cypress CMOS technology has been carefully designed, creating products that are "only the best" in high speed, excellent reliability, and low power.



Product Line Cross Reference

CYPRESS	CYPRESS	CYPRESS	CYPRESS	CYPRESS	CYPRESS	AMD	CYPRESS
2147-35C	7C147-35C	2901CM	2901BM	7C901-69C	7C901-31C	2147-45M	2147-45M
2147-45C	2147-35C	3341C	7C401-10C	7C901-88M	7C901-32M	2147-55C	2147-55C
2147-45C	7C147-45C	54S189M	27S03M	9122-25C	7C122-15C	2147-55M	2147-55M
2147-45M	7C147-45M	74S189C	27S03C	9122-25C	91L22-25C	2147-70C	2147-55C
2147-55C	2147-45C	7C122-35C	7C122-25C	9122-35C	9122-25C	2147-70 M	2147-55M
2147-55 M	2147-45M	7C122-35M	7C122-25M	9122-35C	91L22-35C	2148-35C	2148-35C
2148-35C	7C148-35C	7C128-45C	7C128-35C	9122-45C	93L422-C	2148-35 M	2148-35M
2148-35C	21L48-35C	7C128-55C	7C128-45C+	91L22-25C	7C122-25C	2148-45C	2148-45C
2148-35M	7C148-35M	7C128-55M	7C128-45M	91L22-35C	7C122-35C	2148-45M	2148-45M
2148-45C	2148-35C	7C129-45C	7C129-35C	91L22-45C	93L422AC	2148-55C	2148-55C
	21L148-45C	7C129-43C 7C129-55C	7C129-35C 7C129-45C+	93422AC	9122-35C	2148-55M	2148-55M
2148-45C				1			
2148-45M	7C148-45M	7C129-55M	7C129-45M+	93422AC	7C122-35C	2148-70C	2148-55C
2148-45M	2148-35M	7C147-35C	7C147-25C	93422AM	7C122-35M	2148-70M	2148-55M
2148-55C	21L48-55C	7C147-45C	7C147-35C	93422C	93L422AC	2149-35C	2149-35C
2148-55C	2148-45C	7C147-45M	7C147-35M	93422M	93422AM	2149-45C	2149-45C
2148-55M	2148-45M	7C148-45C	7C148-35C	93422M	93L422AM	2149-45M	2149-45M
2149-35C	7C149-35C	7C148-45M	7C148-35M	93L422AC	7C122-35C	2149-55C	2149-55C
2149-35C	21L49-35C	7C149-45C	7C149-35C	93L422AC	91L22-45C	2149-55M	2149-55M
2149-35M	7C149-35M	7C149-45M	7C149-35M	93L422AM	7C122-35M	2149-70C	2147-55C
2149-45C	21L49-45C	7C150-35C	7C150-25C	93L422C	93L422AC	2149-70M	2147-55M
2149-45M	7C149-45M	7C167-45C	7C167-35C	93L422M	93L422AM	2167-35C	7C167-35C
2149-45M	2149-35M	7C167-45M	7C167-35M	PAL16L8A-2C	PALC16L8AC	2167-35M	7C167-35M
2149-55C	21L49-55C	7C168-35C	7C168-25C		PALC16L8AM	2167-45C	7C167-45C
2149-55C	2149-45C	7C168-45C	7C168-35C	PAL16L8AC	PALC16L8AC	2167-45M	7C167-45M
****			= C1 (0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		D		
2149-55M	2149-45M	7C168-45M	7C168-35M	PAL16L8AM	PALC16L8AM	2167-55C	7C167-45C
21L48-35C	7C148-35C	7C169-35C	7C169-25C	I .	PALC16R4AC	2167-55 M	7C167-45 M
21L48-45C	21L48-35C	7C169-40C	7C169-35C		PALC16R4AM	2167-70C	7C167-45C
21L48-45C	7C148-45C	7C169-40M	7C169-35M	PAL16R4AC	PALC16R4AC	2167-70 M	7C167-45 M
21L48-55C	21L48-45C	7C170-35C	7C170-25C	PAL16R4AM	PALC16R4AM	2168-45C	7C168-45C
21L49-35C	7C149-25C	7C170-40C	7C170-35C	PAL16R6A-2C	PALC16R6AC	2168-55C	7C168-45C
21L49-45C	7C149-45C	7C170-40M	7C170-35M	DAT 16B6A 234	PALC16R6AM	2168-55 M	7C168-45M
				I .			
21L49-45C	21L49-35C	7C187-35C	7C187-25C	PAL16R6AC	PALC16R6AC	2168-70C	7C168-45C
21L49-55C	21L49-45C	7C187-45C	7C187-35C	PAL16R6AM	PALC16R6AM	2168-70 M	7C168-45M
27S03AC	7C189-18C	7C187-45M	7C187-35M	i	PALC16R8AC	2169-40C	7C169-40C
27S03AC	7C189-25C	7C225-40C	7C225-30C	PAL16R8A-2M	PALC16R8AM	2169-40 M	7C169-40M
27S03AM	7C189-25M	7C225-40M	7C225-35M	PAL16R8AC	PALC16R8AC	2169-50C	7C169-40C
27S03C	27S03AC	7C235-40C	7C235-30C	PAL16R8AM	PALC16R8AM	2169-50M	7C169-40 M
27S03C	74S189C	7C245-45C	7C245-35C	PALC22V10C	PALC22V10AC	2169-70C	7C169-40C
27S03M	27S03AM	7C243-45C 7C281-45C	7C281-30C		PALC22V10AC	2169-70C 2169-70M	7C169-40M
27S03M 27S03M	54S189M	7C281-43C 7C282-45C	7C281-30C 7C282-30C	PALC32V10M	PALC32V10AM	21L47-45C	7C147-45C
27S07AC	7C190-18C	7C291-50C	7C291-35C	PALC32V10M	PALC32V10AM	21L47-55C	7C147-45C
27S07AM	7C190-25M	7C292-50C	7C292-35C			21L47-70C	7C147-45C
27S07C	27S07AC	7C401-10C	7C401-15C	AMD	CYPRESS	21L48-45C	21L48-45C
27S07C	7C190-25C	7C401-10M	7C401-15M	PREFIX: Am	PREFIX: CY	21L48-55C	21L48-55C
27S07AC	7C190-25C	7C402-10C	7C402-15C	PREFIX: SN	PREFIX: CY	21L48-70C	21L48-55C
27S07M	27S07AM	7C402-10M	7C402-15M	SUFFIX: B	SUFFIX: B	21L49-45C	21L49-45C
27S07M	7C190-25M	7C403-10C	7C403-15C	SUFFIX: D	SUFFIX: D	21L49-55C	21L49-55C
2901BC	7C901-31C	7C403-10C 7C403-10M	7C403-15M	SUFFIX: F	SUFFIX: F	21L49-33C 21L49-70C	21L49-55C
200177	70001 225	70402	#G402 ***	ar interest	OLIEDAN -	201110 : 0	D. F. CCCCCCC : -
2901BM	7C901-32C	7C403-15C	7C403-25C	SUFFIX: L	SUFFIX: L	22V10AC	PALC22V10AC
2901CC	79901-69C	7C404-10C	7C404-15C	SUFFIX: P	SUFFIX: P	22V10AM	PALC22V10AM
200107			7C404-15M	2147-35C	2147-35C	22V10C	PALC22V10C
2901CC 2901CM	2901BC 7C901-88M	7C404-10M 7C404-15C	7C404-15M	2147-35C 2147-45C	2147-45C	22V10M	PALC22V10M

Note: Unless otherwise noted, product meets all performance specs and is within 10 mA on I_{CC} and 5 mA on I_{SB} ;

^{+ =} meets all performance specs but may not meet I_{CC} or I_{SB};

* = meets all performance specs except 2V data retention—may not meet I_{CC} or I_{SB};

^{- =} functionally equivalent



	AMD	CYPRESS	THE STORY	
27DC101AC 7C202 ASC 27C45M 7C245 ASM		CIFRESS	FUJITSU	CYPRESS
27PS181AC 7C282-45C 27S45M 7C245-45M	PAL16R8LM	PAL16R8A-2M	2149-55L	21L49-55C
	PAL16R8AC	PAL16R8AC	2149-70L	21L49-55C
	PAL16R8AM	PAL16R8AM	7132E	7C282-45C
	PAL16R8C	PAL16R8A-2C	7132E-SK	7C281-45C
	PAL16R8M	PAL16R8A-2M	7132E-SK 7132E-W	7C281-45C 7C282-45M
1	FALIUKOM	FALIONOA-ZWI		7C282-45IVI 7C282-45C
27PS191AM 7C292-50M + 74S189C 74S189C			7132H	/C282-43C
27PS191C 7C292-50C 9122-25C 9122-25C	FAIRCHILD	CYPRESS	7132H-SK	7C281-45C
	PREFIX: F	PREFIX: CY	7132Y	7C282-30C
i i	SUFFIX: D	SUFFIX: D	7132Y-SK	7C281-30C
	SUFFIX: F	SUFFIX: F	7138E	7C291-50C 7C292-50C
1	SUFFIX: L	1	7138E-SK	7C291-50C
		SUFFIX: L	7138E-SK 7138E-W	
27PS281M 7C281-45M+ 9150-35C 7C150-35C	SUFFIX: P	SUFFIX: P	/138E-W	7C292-50M
27PS291AC 7C291-50C 9150-35M 7C150-35M	SUFFIX: QB	SUFFIX: B	7138H	7C292-35C
	3341AC	3341C+	7138H-SK	7C291-35C
	3341C	3341C+	7138Y	7C292-35C
	54F189	7C189-25M -	7138Y-SK	7C291-35C
l l	54F219	I		7C167-45C
l i		7C190-25M —	8167A-45	
27S03AM 27S03AM 91L22-45C 91L22-45C	54F413	7C401-15M	8167A-55	7C167-45C
27S03C 27S03C 91L22-45M 7C122-35M	54S189M	54S189M	8167A-70	7C167-45C
	74F189	7C189-25C-	8168-55	7C168-45C
1	74F219	7C190-25C	8168-70	7C168-45C
	74F219 74F413	I	6106-70	7C108-43C
		7C401-15C	IIADDIC	CVDDECC
i i	74S189	74S189C	HARRIS	CYPRESS
27S07M 27S07M 93422M 93422M	93422AC	93422AC	PREFIX: 1	SUFFIX: D
27S181AC 7C282-30C 93L422AC 93L422AC	93422AM	93422M	PREFIX: 3	SUFFIX: P
1	93422C	93422C	PREFIX: 4	SUFFIX: L
	93422M	93422M	PREFIX: 9	SUFFIX: F
	93475C			PREFIX: CY
1		2149-45C	PREFIX: HM	
1	93L422AC	93L422AC	PREFIX: HPL	
27S191AC 7C292-35C 99[L]68-55C 7C168-45C*	93L422AM	93L422AM	SUFFIX: -8	SUFFIX: B
27S191AM 7C292-50M 99[L]68-55M 7C168-45M*	93L422C	93L422C	6-76161-2	7C291-50M
	93L422M	93L422M	6-76161-5	7C291-50C
1 3 7	93Z451AC	7C282-30C	6-76161A-5	7C291-50C
				7C291-35C
1	93Z451AM	7C282-45M	6-76161B-5	
	93Z451C	7C282-45C	6-7681-5	7C281-45C
27S25C 7C225-40C PAL16L8AC PAL16L8AC	93 Z 451 M	7C282-45M	6-7681A-5	7C281-45C
27S25M 7C225-40M PAL16L8AM PAL16L8AM	93Z511C	7C292-35C	76161-2	7C292-50M
	93Z511M	7C292-50M	76161-5	7C292-50C
27S281AM 7C281-45M PAL16L8LM PAL16L8A-2M	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	. 02/2 5011	76161A-5	7C292-50C
1	FUJITSU	CYPRESS	76161B-5	7C292-35C
	PREFIX: MB	PREFIX: CY	7681-2	7C292-33C 7C282-45M
1	PREFIX: MBM		7681-5	7C282-45M 7C282-45C
27S291AC 7C291-35C PAL16R4AC PAL16R4AC	I VELIV: MIDM	I KEFIA: CI	1001-3	10202-436
27S291AM 7C291-50M PAL16R4AM PAL16R4AM	SUFFIX: F	SUFFIX: F	7681A-5	7C282-45C
	SUFFIX: M	SUFFIX: P	77209-2	PAL16L8A-2M
I	SUFFIX: Z	SUFFIX: D	77209-5	PAL16L8A-2C
	2147H-35	2147-35C	77210-2	PAL16R4A-2M
	2147H-45	2147-45C	77210-2	PAL16R4A-2C
27S35C 7C235-40C PAL16R6C PAL16R6A-2C	2147H-55	2147-55C	77211-2	PAL16R6A-2M
27S35M 7C235-40M PAL16R6M PAL16R6A-2M	2147H-70	2147-55C	77211-5	PAL16R6A-2C
1	2148-55L	21L48-55C	77212-2	PAL16R8A-2M
1	2148-70L	21L48-55C	77212-5	PAL16R8A-2C
	2149-45	2149-45C	,,L1L-J	1111101011-20
	in 10 m A on I a	2177-730		

- + = meets all performance specs but may not meet I_{CC} or I_{SB} ;

 = meets all performance specs except 2V data retention—may not meet I_{CC} or I_{SB} ;
- = functionally equivalent



_								
	HITACHI	CYPRESS	HITACHI	CYPRESS	IDT	CYPRESS	INTEL	CYPRESS
	REFIX: HM	PREFIX: CY	6287L-55	7C187-45C*	6168S85	7C168-45C	PREFIX: L	SUFFIX: L
P	REFIX: HN	PREFIX: CY	6287L-70	7C187-45C*	6168S85B	7C168-45M	PREFIX: P	SUFFIX: P
S	UFFIX: CG	SUFFIX: L			7187L45	7C187-45C*	SUFFIX: /B	SUFFIX: B
S	UFFIX: G	SUFFIX: D	IDT	CYPRESS	7187L55	7C187-45C*	2147H	2147-55C
S	UFFIX: P	SUFFIX: P	PREFIX: IDT	PREFIX: CY	7187L55B	7C187-45M*	2147H-1	2147-35C
2	5089	7C282-45C	SUFFIX: B	SUFFIX: B	7187L70	7C187-45C*	2147H-2	2147-45C
2	5089S	7C282-45C	SUFFIX: D	SUFFIX: D	7187 L70B	7C187-45M*	2147H-3	2147-55C
_	5169S	7C292-50C	SUFFIX: F	SUFFIX: F	7187 L 85 B	7C187-45M*	2147 H L	7C147-45C
	847	2147-55C	SUFFIX: L	SUFFIX: L	7187S45	7C187-35C	2148H	2148-55C
	847-2	2147-45C	SUFFIX: P	SUFFIX: P	7187S55	7C187-45C	2148H-2	2148-45C
4	847-3	2147-55C	6116L120T	7C128-45C*	7187S55B	7C187-45M	2148H-3	2148-55C
6	116ALS-12	7C128-45C*	6116L120TB	7C128-45M*	7187S70	7C187-45C	2148HL	21L48-55C
؍ ا	11647016	70120 4601		70100 4501	7107070D	20102.4534	2140777 2	217 40 550
	116ALS-15	7C128-45C*	6116L150T	7C128-45C*	7187S70B	7C187-45M	2148HL-3	21L48-55C
	116ALS-20	7C128-45C*	6116L150TB	7C128-45M*	7187S85B	7C187-45M	2149H	2149-55C
	116AS-12	7C128-45C+	6116L90T	7C128-45C*	777400		2149H-1	2149-35C
	116AS-15	7C128-45C+	6116L90TB	7C128-45M*	INMOS	CYPRESS	2149H-2	2149-55C
	116AS-20	7C128-45C+	6116S12OT	7C128-45C	PREFIX: IMS	PREFIX: CY	2149H-3	2149-55C
6	147	7C147-45C*	6116S120TB	7C128-45M	SUFFIX: B	SUFFIX: B	2149HL	21L49-55C
6	147-3	7C147-45C*	6116S150TB	7C128-45M	SUFFIX: P	SUFFIX: P	51C67-35	7C167-35C
	147H-35	7C147-35C	6116S70T	7C128-45C	SUFFIX: S	SUFFIX: D	M2147H	2147-55M
	147H-45	7C147-45C	6116S90T	7C128-45C	SUFFIX: W	SUFFIX: L	M2147H-3	2147-55M
	147H-55	7C147-45C	6116S90TB	7C128-45M	1400-35	7C167-35C	M2148H	2148-55M
	148	7C148-45C	6167L45	7C167-45C*	1400-35M	7C167-35M	M2149H	2149-55M
1 -	148-6	7C148-45C	6167L45B	7C167-45M*	1400-45	7C167-45C	M2149H-2	2149-45M
ľ								
6	148H-35	21L48-35C	6167L55	7C167-45C*	1400-45M	7C167-45M	M2149H-3	2149-55M
	148H-45	7C148-45C	6167L55B	7C167-45M*	1400-55	7C167-45C		
6	148H-55	7C148-45C	6167 L 70	7C167-45C*	1400-55M	7C167-45M	MMI	CYPRESS
6	148HL-35	21L48-35C*	6167L70B	7C167-45M*	1400L-10	7C167-45C	SUFFIX: 883B	SUFFIX: B
6	148HL-45	7C148-45C*	6167L85	7C167-45C*	1400L-10M	7C167-45M	SUFFIX: F	SUFFIX: F
6	148HL-55	7C148-45C*	6167L85B	7C167-45M*	1400L-70	7C167-45C	SUFFIX: J	SUFFIX: D
6	148L	7C148-45C*	6167S45	7C167-45C	1400L-70M	7C167-45M	SUFFIX: L	SUFFIX: L
	148L-6	7C148-45C*	6167S45B	7C167-45M	1420-45	7C168-35C	SUFFIX: N	SUFFIX: P
-	167	7C148-45C 7C167-45C	6167S55	7C167-45IVI	1420-55	7C168-45C	5381-1	7C282-45M
	167-6	7C167-45C	6167S55B	7C167-45M	1420-55M	7C168-45M	5381-2	7C282-45M
	167-8	7C167-45C	6167S70	7C167-45C	1420-33M 1420-70M	7C168-45M	5381S-1	7C282-45M
	167H-45	7C167-45C	6167S70B	70C167-45M	1420L-10	7C168-45M	5381S-2	7C281-45M
ľ	10,11-75	, 3.0/-430	0.070701	,00107-75141	1.2012-10	70100-430	55510-2	, 0201-4514
	167H-55	7C167-45C	6167S70B	7C167-45M	1420L-70	7C168-45C	53S1681	7C292-50M
	167HL-45	7C167-45C*	6167S85	7C167-45C	1421-40	7C169-40C	53S1681A	7C292-50M
	167HL-55	7C167-45C*	6167S85B	7C167-45M	1421-40M	7C169-40M	53\$1681AS	7C291-50M
1 -	167L	7C167-45C*	6168L45	7C168-45C*	1421-50	7C169-40C	53S1681AS	7C291-50M
6	167L-6	7C167-45C*	6168L45B	7C168-45M*	1421-50M	7C169-40M	57401	7C401-10M
6	167L-8	7C167-45C*	6168L55	7C168-45C*	1423-35	7C168-35C	57401A	7C401-10M
۱,	168H-45	7C168-45C	6168L55B	7C168-45M*	1423-45	7C168-45C	57401B	7C403-25M
ı	168H-55	7C168-45C	6168L70	7C168-45C*	1600-45	7C187-35C	57401D	7C403-25M
ı	168H-70	7C168-45C	6168L70B	7C168-45M*	1600-45	7C187-33C 7C187-45C	57401D 57402	7C403-23M 7C402-10M
	168HL-45	7C168-45C*	6168L85	7C168-45C*	1600-55M	7C187-45M	57402A	7C402-10M 7C402-10M
	168HL-55	7C168-45C*	6168L85B	7C168-45M*	1600-33M	7C187-45IVI 7C187-45C	57402B	7C404-25M
	168HL-70	7C168-45C*	6168S45	7C168-45C	1600-70 1600-70M	7C187-45M	57402B 57402D	7C404-25M
1 -								
١.	267-35	7C167-35C	6168S55	7C168-45C	1600-85M	7C187-45M	6381-1	7C282-45C
		70167 450	61600EED	70160 453 5			(101.1	70101 /50
6	267-45	7C167-45C	6168S55B	7C168-45M	INCOME.	CWRREGG	6381-2	7C282-45C
6		7C167-45C 7C187-45C 7C187-45C	6168S55B 6168S70 6168S70B	7C168-45M 7C168-45C 7C168-45M	INTEL PREFIX: D	CYPRESS SUFFIX: D	6381-2 6381S-1 6381S-2	7C282-45C 7C281-45C 7C281-45C

^{+ =} meets all performance specs but may not meet I_{CC} or I_{SB};

* = meets all performance specs except 2V data retention—may not meet I_{CC} or I_{SB};

^{- =} functionally equivalent



MMI	CYPRESS	MOTOROLA	CVDDESS	NATIONAL	CYPRESS	NEC	CYPRESS
63S1681	7C292-50C	PREFIX:MCM		77S281A	7C281-45M	PREFIX:uPD	PREFIX:CY
63S1681A	7C292-35C	SUFFIX:P	SUFFIX:P	77S291	7C291-50M	SUFFIX:C	SUFFIX:P
63S1681AS	7C291-50C	SUFFIX:S	SUFFIX:D	77S291A	7C291-50M	SUFFIX:D	SUFFIX:D
63S1681AS	7C291-35C	SUFFIX:Z	SUFFIX:L	77S291B	7C291-50M	2147-2	2147-55C
67401	7C401-10C	2016H-45	7C128-45C	77S401	7C401-10M	2147-3	2147-55C
67401A	7C401-15C	2016H-55	7C128-55C	77 S4 01 A	7C401-10M	2147A-25	7C147-25C
67401B	7C403-25C	2016Н-70	7C128-55C	77S402	7C402-10M	2147A-35	2147-35C
67401D	7C403-25C	2167H-35	7C167-35C	77S402A	7C402-10M 7C235-40M	2147A-45	2147-45C
67402	7C402-10C	2167H-45	7C167-45C	77SR181		2149	2149-55C
67402A	7C402-15C	2167H-55	7C167-45C	77SR25	7C225-40M	2149-1	2149C-45C
67402B	7C404-25C	61[L]47-55	7C147-45C*	77SR25B	7C225-40M	2149-2	2149-35C
67402D	7C404-25C	61[L]47-70	7C147-45C*	77SR476	7C225-40M	2167-2	7C167-45C
67L401	7C401-10C	76161	7C292-50C	77SR476B	7C225-40M	2167-3	7C167-45C
67L402	7C402-10C	76161A	7C292-50C	85S07	27S07C		
C57401	7C401-10M	7681	7C282-45C	85S07A	27S07AC	RAYTHEON	CYPRESS
C57401A	7C401-10M	7681A	7C282-45C	87LS181	7C282-45C	SUFFIX:B	SUFFIX:B
C57401B	7C401-10M 7C403-25M	93422	93422C	87S181	7C282-45C	SUFFIX:D	SUFFIX:D
C57401B	7C403-23M 7C402-10M	93422A	93422AC	87S181A	7C282-45C 7C282-45C	SUFFIX:D SUFFIX:F	SUFFIX:F
C57402A	7C402-10M	93L422	93L422C	87S191	7C292-50C	SUFFIX:L	SUFFIX:L
C57402B	7C404-25M	93L422A	93L422AC	87S191A	7C292-35C	29631AC	7C282-45C
C67401	7C401-10C			87S191B	7C292-35C	29631AM	7C282-45M
C67401A	7C401-15C	NATIONAL	CYPRESS	87S281	7C281-45C	29631ASC	7C281-45C
C67401B	7C403-25C	PREFIX:DM	PREFIX:CY	87S281A	7C281-45C	29631ASM	7C281-45M
C67402	7C402-10C	PREFIX:IDM	PREFIX:CY	87S291	7C291-50C	29631C	7C282-45C
C67402A	7C402-15C	DDEELV.NMC	DDEELV.CV	976201 A	70201.250	2062114	70202 4514
C67402B	7C402-13C 7C404-25C	PREFIX:NMC	PREFIX:CY	87S291A	7C291-35C	29631M	7C282-45M
		SUFFIX:J	SUFFIX:D	87S291B	7C291-35C	29631SC	7C281-45C
PAL16L8A-2C		SUFFIX:N	SUFFIX:P	87S401	7C401-10C	29631SM	7C281-45M
	PAL16L8A-2M	2147H	2147-55C	87S401A	7C401-15C	29633AC	7C282-45C+
PAL16L8AC	PAL16L8AC	2147H	2147-55M	87S402	7C402-10C	29633AM	7C282-45M+
PAL16L8AM	PAL16L8AM	2147H-1	2147-35C	87S402A	7C402-15C	29633ASC	7C281-45C+
PAL16L8C	PAL16L8A-2C	2147H-2	2147-45C	87SR25	7C225-40C	29633ASM	7C281-45M+
PAL16L8M	PAL16L8A-2M	2147H-3	2147-55C	87SR25B	7C225-30C	29633C	7C282-45C+
PAL16R4A-2C		2147H-3	2147-55M	87SR476	7C225-40C	29633M	7C282-45M+
	PAL16R4A-2M	2147H-3L	7C147-45C	87SR476B	7C225-30C	29633SC	7C281-45C+
PAL16R4AC	PAL16R4AC	2148H	2148-55C	PAL16L8AC	PAL16L8AC	29633SM	7C281-45M+
PAL16R4AM	PAL16R4AM	2148H-2	2148-45C	PAL16L8AM	PAL16L8AM	29681AC	7C292-50C
D. T. 1 (D. 1 C	DATE OF COMME	21.4077.2	2140.555	B. V. 167.00	B. 7 4 67 5 . 5 5	20/01/17	#G000 503 5
PAL16R4C	PAL16R4A-2C	2148H-3	2148-55C	PAL16L8C	PAL16L8A-2C	29681AM	7C292-50M
PAL16R4M	PAL16R4A-2M	2148H-3L	21L48-55C	PAL16L8M	PAL16L8A-2M	29681ASC	7C291-50C
	PAL16R6A-2C	2148HL	21L48-55C	PAL16R4AC	PAL16R4AC	29681ASM	7C291-50M
	PAL16R6A-2M	54S189	54S189M	PAL16R4AM	PAL16R4AM	29681C	7C292-50C
PAL16R6AC	PAL16R6AC	54S189A	7C189-25M	PAL16R4C	PAL16R4A-2C	29681M	7C292-50M
PAL16R6AM	PAL16R6AM	74S189	74S189C	PAL16R4M	PAL16R4A-2M	29681SC	7C291-50C
PAL16R6C	PAL16R6A-2C	74S189A	27S03AC	PAL16R6AC	PAL16R6AC	29681SM	7C291-50M
PAL16R6M	PAL16R6A-2M	75S07	7C190-25M	PAL16R6AM	PAL16R6AM	29683AC	7C292-50C+
	i i	75S07A					7C292-50M +
	PAL16R8A-2C		27S07AM	PAL16R6C	PAL16R6A-2C	29683AM	
i'	PAL16R8A-2M	77LS181	7C282-45M	PAL16R6M	PAL16R6A-2M	29683ASC	7C291-50C+
PAL16R8AC	PAL16R8AC	77S181	7C282-45M	PAL16R8AC	PAL16R8AC	29683ASM	7C291-50M +
PAL16R8AM	PAL16R8AM	77S181A	7C282-45M	PAL16R8AM	PAL16R8AM	29683C	7C292-50C+
PAL16R8C	PAL16R8A-2C	77S191	7C292-50M	PAL16R8C	PAL16R8A-2C	29683M	7C292-50M+
PAL16R8M	PAL16R8A-2M	77S191A	7C292-50M	PAL16R8M	PAL16R8A-2M	29683SC	7C291-50C+
		77S191B	7C292-50M			29683SM	7C291-50M +
		77S281	7C281-45M				
Notes I Inless other							

^{+ =} meets all performance specs but may not meet I_{CC} or I_{SB} ;

• = meets all performance specs except 2V data retention—may not meet I_{CC} or I_{SB} ;

^{- =} functionally equivalent



SIGNETICS	CYPRESS	SYNERTEK	CYPRESS	TI	CYPRESS
PREFIX:N	PREFIX:CY	2167-3	7C167-45C	PAL16R8AM	PAL16R8AM
PREFIX:S	PREFIX:CY	2168	7C168-45C	- Tribrokorini	TITETORORINI
SUFFIX:883B	SUFFIX:B	2168-3	7C168-45C	TOSHIBA	CYPRESS
SUFFIX:F	SUFFIX:D	2169	7C169-40C	PREFIX:D	SUFFIX:D
SUFFIX:G	SUFFIX:L	2169-3	7C169-40C	PREFIX:P	SUFFIX:P
SUFFIX:N	SUFFIX:P	M2147H	2147-55M	PREFIX:TMM	PREFIX:CY

SUFFIX:R	SUFFIX:F	M2147H-2	2147-45 M	2018-45	7C128-45C
N74S189	74S189C	M2147H-3	2147-55 M	2018-55	7C128-55C
N82LS181	7C282-45C	M2148	2148-55M	2019-35	7C128-35C
N82S181	7C282-45C	M2148H-3	2148-55M	2068-45	7C168-45C
N82S181A	7C282-45C	M2148H-6	2148-55M	2068-55	7C1168-45C
N82S181B	7C282-45C	M2149H	2149-55M	2069-35	7C169-35C
N82S191A_3	7C291-50C	M2149H-3	2149-55M	315	2147-55C
N82S191A_6	7C292-50C	M2149H-6	2149-55M	315-1	2147-55C
N82S191B_3	7C291-35C	M2167	7C167-45M	5561-55	7C187-45C
N82S191B_6	7C292-35C	M2167-3	7C167-45M	3301 33	70107 150
N82S191_3	7C291-50C	M2167-3	7C168-45M		
N82S1916	7C292-50C	M2169	7C169-40M		
0540100	54010034	1421/0.2	701(0.40)4		
S54S189	54S189M	M2169-3	7C169-40M		
S82LS181	7C282-45M				
S82S181	7C282-45M	TI	CYPRESS		
S82S181A	7C282-45M	PREFIX:JBP	PREFIX:CY		
S82S191A3	7C291-50M	PREFIX:SN	PREFIX:CY		
S82S191A6	7C292-50M	PREFIX:TBP	PREFIX:CY		
S82S191B3	7C291-50M	PREFIX:TIB	PREFIX:CY		
S82S191B6	7C292-50M	SUFFIX:F	SUFFIX:L		
S82S191_3	7C291-50M	SUFFIX:J	SUFFIX:D		
S82S1916	7C292-50M	SUFFIX:N	SUFFIX:P		
	, 02,2 00.12	28L166W	7C292-50C		
SYNERTEK	CYPRESS	28L86AMW	7C282-45M		
SINDKIER	CITALOS	ZOLOOPINI W	/C202-45141		
PREFIX:D	SUFFIX:D	28L86AW	7C282-45C		
PREFIX:L	SUFFIX:L	28S166W	7C292-50C	1	
PREFIX:P	SUFFIX:P	28S86AMW			
			7C282-45M		
PREFIX:SY	PREFIX:CY	28S86AW	7C282-45C		
SUFFIX:/B	SUFFIX:B	54LS189A	7C189-25M+		
2147H	2147-55C	54LS219A	7C190-25M +		
2147H-1	2147-35C	54S189A	54S189M		
2147H-2	2147-45C	74LS189A	7C189-25C		
2147H-3	2147-55C	74LS219A	7C190-25C		
2147HL	7C147-45C	74S189A	74S189C		
2147HL-3	7C147-45C	PAL16L8A-2C	PALC16R6AC		
2148H	2148-55C		PAL16L8A-2M		
2148H-2	2148-45C	PAL16L8AC	PAL16L8AC		
2148H-3	2148-55C	PAL16L8AM	PAL16L8AM		
2148HL	21L48-55C	PAL16R4A-2C			
2148HL-3					
	21L48-55C	PAL16R4AC	PAL16R4AC		
2149H	2149-55C	PAL16R4AM	PAL16R4AM		
2149H-2	2149-55C	PAL16R6A-2C	PALC16R6AC		
214011 2	2140.555	DATION CO.	DATACE CO		
2149H-3	2149-55C	PAL16R6AC	PAL16R6AC		
2149HL	21L49-55C	PAL16R6AM	PAL16R6AM		
2149HL-3	21L49-55C	PAL16R8A-2C	PALC16R8AC		
21 4 911L-3					
2167	7C167-45C	PAL16R8AC	PAL16R8AC		

⁺ = meets all performance specs but may not meet I_{CC} or I_{SB} ; * = meets all performance specs except 2V data retention—may not meet I_{CC} or I_{SB} ;

^{- =} functionally equivalent

CYPRESS SEMICONDUCTOR

Product Selection Guide

	Size	Organization	Pins	Cypress			Closest Competitor			
	Size	Organization	гшз	Part Number	Speed (ns)	I _{CC} (mA @ ns)	Part Number	Speed (ns)	I _{CC} (mA @ ns)	
SRAMs	64	16 x 4—Inverting	16	CY7C189	$t_{AA} = 18, 25$	55 @ 25	27S07A	$t_{AA} = 25, 35$	100 @ 25	
	64	16 x 4-Non-Inverting	16	CY7C190	$t_{AA} = 18, 25$	55 @ 25	27S03A	$t_{AA} = 25, 35$	100 @ 25	
	64	16 x 4—Inverting	16	CY74S189	$t_{AA} = 35$	90 @ 35	74S189	$t_{AA} = 35$	110@35	
	64	16 x 4—Inverting	16	CY27S03A	$t_{AA} = 25, 35$	90 @ 25	27S07A	$t_{AA} = 25, 35$	100 @ 25	
	64	16 x 4-Non-Inverting	16	CY27S07A	$t_{AA} = 25, 35$	90 @ 25	27S03A	$t_{AA} = 25, 35$	100 @ 25	
	1024	256 x 4	22	CY7C122	$t_{AA} = 15, 25, 35$	80 @ 25	9122/91L22	$t_{AA} = 25, 35, 45$	120 @ 25	
	1024	256 x 4	22	CY9122/91L22	$t_{AA} = 25, 35, 45$	120 @ 25	9122/91L22	$t_{AA} = 25, 35, 45$	120 @ 25	
	1024	256 x 4	22	CY93422A/93L422A	$t_{AA} = 35, 45, 60$	80 @ 45	93422/L422	$t_{AA} = 35, 45, 60$	80 @ 45	
	4096	4096 x 1—CS Power Down	18	CY7C147	$t_{AA} = 25, 35, 45$	60/10 @ 35	2147	$t_{AA} = 35, 45, 55, 70$	125/15 @ 45	
	4096	4096 x 1—CS Power Down	18	CY2147/21L47	$t_{AA} = 35, 45, 55$	120/10 @ 35	2147	$t_{AA} = 35, 45, 55, 70$	125/15 @ 45	
	4096	1024 x 4—CS Power Down	18	CY7C148	$t_{AA} = 25, 35, 45$	80/10 @ 35	2148	$t_{AA} = 35, 45, 55, 70$	180/30 @ 35	
	4096	1024 x 4—CS Power Down	18	CY2148/21L48	$t_{AA} = 35, 45, 55$	120/20 @ 35	2148	$t_{AA} = 35, 45, 55, 70$	125/20 @ 45	
	4096	1024 x 4	18	CY7C149	$t_{AA} = 25, 35, 45$	80 @ 35	2149	$t_{AA} = 35, 45, 55, 70$	125 @ 45	
	4096	1024 x 4	18	CY2149/21L49	$t_{AA} = 35, 45, 55$	120 @ 35	2149	$t_{AA} = 35, 45, 55, 70$	125 @ 45	
	4096	1024 x 4—Separate I/O	24S	CY7C150	$t_{AA} = 25, 35, 45$	90 @ 25	9150	$t_{AA} = 25, 35, 45$	180 @ 25	
	16384	2048 x 8—CS Power Down	248	CY7C128	$t_{AA} = 35, 45, 55$	90/20 @ 45	2016H/2018	$t_{AA} = 45, 55, 70$	150/20 @ 45	
	16384	2048 x 8	248	CY7C129	$t_{AA} = 35, 45, 55$	90 @ 45	2019	$t_{AA} = 35$	180 @ 35	
	16384	16384 x 1— CS Power Down	20	CY7C167	$t_{AA} = 25, 35, 45$	100/20 @ 35	2167/1400	$t_{AA} = 35, 45, 55$	120/20 @ 35	
	16384	4096 x 4—CS Power Down	20	CY7C168	$t_{AA} = 25, 35, 45$	90/20 @ 35	2168/1420	$t_{ACS} = 45, 55, 70$	110/30 @ 45	
	16384	4096 x 4	20	CY7C169	$t_{AA} = 25, 35, 40$	90 @ 35	2169/1421	$t_{AA} = 40, 50, 70$	110 @ 40	
	16384	4096 x 4—Output Enable	22	CY7C170	$t_{AA} = 35, 45$	90 @ 35	21097 1 121	AA III, III		
	65536	65536 x 1—CS Power Down		CY7C187	$t_{AA} = 35, 45$	115/20 @ 35	7187/1600	$t_{AA} = 45, 55, 70$	TBD	
FIFOs	256	64 x 4—Cascadable	16	CY7C401	10, 15 MHz	75	C67401	10, 15, 16.7 MHz	160, 170, 180	
	320	64 x 5—Cascadable	18	CY7C402	10, 15 MHz	75	C67402	10, 15, 16.7 MHz	180, 190, 200	
	256	64 x 4—Cascadable/OE	16	CY7C403	10, 15, 25 MHz	75		,,	,,	
	320	64 x 5—Cascadable/OE	18	CY7C404	10, 15, 25 MHz	75				
	256	64 x 4—Cascadable	16	CY3341	1.2 MHz	45	3341/A	0.7, 1.0 MHz	~90	
PROMs	4096	512 x 8—Registered	248	CY7C225	$t_{SA}/CO = 30/15, 40/25$	90		$t_{SA}/t_{CO} = 30/20, 50/27$	185	
	8192	1024 x 8-Registered	248	CY7C235	$t_{SA}/CO = 30/15, 40/20$	90		$t_{SA}/t_{CO} = 35/20, 40/25$	185	
	8192	1024 x 8	248	CY7C281	$t_{AA} = 30, 45$	90		$t_{AA} = 35, 50, 60, 65$	170	
	8192	1024 x 8	24	CY7C282	$t_{AA} = 30, 45$	90		$t_{AA} = 35, 50, 60, 65$	135	
	16384	2048 x 8-Registered	248	CY7C245	$t_{SA}/CO = 35/15, 45/25$	90		$t_{SA}/t_{CO} = 40/20, 45/25$	185	
	16384	2048 x 8	248	CY7C291	$t_{AA} = 35, 50$	90		$t_{AA} = 35, 50, 65$	175	
	16384	2048 x 8	24	CY7C292	$t_{AA} = 35, 50$			$t_{AA} = 35, 50, 65$	175	
PALs		16L8	20	CYPALC16L8A	$t_{PD} = 25$	90				
		16R8	20	CYPALC16R8A	$t_S/CO = 20/15$	90				
		16R6	20	CYPALC16R6A	$t_{PD}/S/CO = 25/20/15$	90	l			
		16R4	20	CYPALC16R4A	$t_{PD}/S/CO = 25/20/15$	90				
		16L8	20	CYPAL16L8A	$t_{PD} = 25$	155	PAL16L8A	$t_{PD} = 25$	180	
		16R8	20	CYPAL16R8A	$t_S/CO = 20/15$	155	PAL16R8A	$t_S/CO = 20/15$	180	
		16R6	20	CYPAL16R6A	$t_{PD}/S/CO = 25/20/15$	155	PAL16R6A	$t_{PD}/S/CO = 25/20/15$	180	
		16R4	20	CYPAL16R4A	$t_{PD}/S/CO = 25/20/15$	155	PAL16R4A	$t_{PD}/S/CO = 25/20/15$	180	
		16L8	20	CYPAL16L8A-2	$t_{PD} = 35$	90	PAL16L8A-2	$t_{PD} = 35$	90	
		16R8	20	CYPAL16R8A-2	$t_S/CO = 30/25$	90	PAL16R8A-2	$t_S/20 = 30/25$	90	
		16R6	20	CYPAL16R6A-2	$t_{PD}/S/CO = 35/30/25$	90	PAL16R6A-2	$t_{PD}/S/CO = 35/30/25$	90	
		16R4	20	CYPAL16R4A-2	$t_{PD}/S/CO = 35/30/25$	90	PAL16R4A-2	$t_{PD}/S/CO = 35/30/25$	90	
		22V10	24S	CYPALC22V10	$t_{PD}/S/CO = 30/25/15$	120	22V10	$t_{PD}/S/CO = 25/25/15$	180	
		32V10	248	CYPALC32V10	$t_{PD}/S/CO = 30/25/15$	120				
LOGIC		2901—4 Bit Slice	40	CY7C901	$t_{CLK} = 31,69$	70	2901	B, C	265	
		2901—4 Bit Slice	40	CY8C901	$t_{CLK} = 31,69$	26.5	2901	B, C	265	
		2901—4 Bit Slice	40	CY2901	B, C	140	2901	B, C	265	
		2909/2911—Sequencer	40	CY7C909/911	$t_{CLK} = 30, 40$	55	2909/2911	A	130	
		2909/2911—Sequencer	40	CY2909/2911	A	110	2909/2911	A	130	
		2910—Controller	40	CY7C910	$t_{CLK} = 50,93$	100	2910	A	344	
		2910—Controller	40	CY2910	A	200	2910	A	344	

Note:

The above specifications are for the commercial temperature range of 0° to 70° Celsius.

Military temperature range (-55° to + 125° Celsius) product is also available. Speed and power selections may vary from those above. Commercial grade product is available in PLASTIC, CERDIP, or LCC. Military grade product is available in CERDIP or LCC.

All outputs are three-state.


All power supplies are $V_{CC} = 5V \pm 10\%$.

24S stands for 24-pin 300 mil.



Ordering Information

Specific ordering codes are indicated in the detailed 7CXXX data sheets. In general, the product codes follow the format below:



i.e. CY7C128-35PC, CY PALC16R8APC

Cypress FSCM #7Z018



TT4 T.	OIII	IAI.	
~= -	. m. ~		

ATIC RAMS

SMC	

OMS	

π	T	C	=	





APPENDICES





Section Contents

Static RAMs (Random Access Memory)

Device Number	Description	Page Number
CY2147	4096 x 1 Static RAM	
CY2148	1024 x 4 Static RAM	
CY21L48	1024 x 4 Static RAM	
CY2149	1024 x 4 Static RAM	
CY21L49	1024 x 4 Static RAM	
CY7C122	256 x 4 Static RAM Separate I/O	
CY7C128		
CY7C129	2048 x 8 Static RAM	
CY7C147	4096 x 1 Static RAM	
CY7C148	1024 x 4 Static RAM	
CY7C149	1024 x 4 Static RAM	
CY7C150	1024 x 4 Static RAM Separate I/O	
CY7C167	16,384 x 1 Static RAM	
CY7C168	4096 x 4 Static RAM	
CY7C169	4096 x 4 Static RAM	
CY7C170	4096 x 4 Static RAM	
CY7C187	65,536 x 1 Static RAM	
CY7C189	16 x 4 Static RAM	
CY7C190	16 x 4 Static RAM	
CY74S189	16 x 4 Static RAM	
CY54S189	16 x 4 Static RAM	
CY27S03	16 x 4 Static RAM	
CY27S07	16 x 4 Static RAM	
CY93422A	256 x 4 Static RAM Separate I/O	
CY93L422A		
CY93422		
CY93L422		



4096 x 1 Static R/W RAM

Features

- Automatic power-down when deselected
- CMOS for optimum speed/power
- High speed— 35 ns
- Low active power
 690 mW (commercial)
 770 mW (military)
- Low standby power 140 mW
- TTL compatible inputs and outputs
- Capable of withstanding greater than 2000V electrostatic discharge


Functional Description

The CY2147 is a high performance CMOS static RAM organized as 4096 x 1 bit. Easy memory expansion is provided by an active LOW chip enable (CE) and three-state drivers. The CY2147 has an automatic power-down feature, reducing the power consumption by 80% when deselected.

Writing to the device is accomplished when the chip enable (\overline{CE}) and write enable (\overline{WE}) inputs are both LOW. Data on the input pin (DI) is written into the memory location specified on the address pins (A₀ through A₁₁).

Reading the device is accomplished by taking the chip enable (CE) LOW, while write enable (WE) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the data output (DO) pin.

The output pin stays in high impedance state when chip enable (CE) is HIGH or write enable (WE) is LOW.



Selection Guide (For higher performance and lower power refer to CY7C147 data sheet.)

		2147-35	2147-45	2147-55
Maximum Access Time (ns)		35	45	55
Maximum Operating Current (mA)	Commercial	125	125	125
	Military		140	140
Maximum Standby Current (mA)	Commercial	25	25	25
	Military		25	25

0013-4

Figure 2



Maximum Ratings

(Above which the useful life may be impaired) Storage Temperature $\dots -65^{\circ}$ C to $+150^{\circ}$ C Ambient Temperature with Power Applied55°C to +125°C Supply Voltage to Ground Potential DC Voltage Applied to Outputs in High Z State..... -0.5V to +7.0V DC Input Voltage $\dots -3.0V$ to +7.0V

Static Discharge Voltage	>2001V
Latchup Current>	200 mA

Operating Range

Range	Ambient Temperature	v _{cc}	
Commercial	0°C to +70°C	5V ± 10%	
Military[1]	-55°C to +125°C	5V ± 10%	

Electrical Characteristics Over Operating Range

Parameters	Description	Test Cor	ditions	Min.	Max.	Units	
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} =$	-4.0 mA	2.4		V	
V _{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} =$	12.0 mA		0.4	V	
V _{IH}	Input HIGH Voltage			2.0	6.0	V	
v_{IL}	Input LOW Voltage			-3.0	0.8	v	
I _{IX}	Input Load Current	$GND \le V_I \le V_{CC}$		-10	+10	μΑ	
I _{OZ}	Output Leakage Current	$GND \le V_O \le V_{CC}$ Output Disabled		-50	+ 50	μΑ	
Ios	Output Short Circuit Current ^[2]	$V_{CC} = Max., V_{OUT} = GND$			-350	mA	
I_{CC}	V _{CC} Operating Supply	$V_{CC} = Max.$	Commercial		125	mA	
	Current	$I_{OUT} = 0 \text{ mA}$	Military		140	7 mA	
Ion	Automatic CE[3]	Max. V _{CC} ,	Commercial		25	mA	
I_{SB_1}	Power Down Current $CE \ge V_{IH}$	$\overline{CE} \ge V_{IH}$ Military			25	lli.A.	


Capacitance^[4]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 MHz$	5	рF
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	6	PI.


Notes:

- 1. Extended temperature operation guaranteed with 400 linear feet per minute air flow.
- 2. Duration of the short circuit should not exceed 30 seconds.
- 3. A pull-up resistor to V_{CC} on the \overline{CE} input is required to keep the device deselected during V_{CC} power-up, otherwise I_{SB} will exceed values given.
- 4. Tested on a sample basis.

AC Test Loads and Waveforms



Equivalent to:







Switching Characteristics Over Operating Range^[5]


Parameters	Description	214	7-35	214	7-45	214	7-55	Units
r ai ainetei s	Description	Min.	Max.	Min.	Max.	Min.	Max.	l
READ CYCLI	E							
t _{RC}	Read Cycle Time	35		45		55		ns
t _{AA}	Address to Data Valid		35		45		55	ns
toha	Data Hold from Address Change	5		5		5		ns
tACE	CE LOW to Data Valid		35		45		55	ns
tLZCE	CE LOW to Low Z ^[7]	5		5		5		ns
tHZCE	CE HIGH to High Z ^[6, 7]		30		30		30	ns
tPU	CE LOW to Power Up	0		0		0		ns
tPD	CE HIGH to Power Down		20		20		20	ns
WRITE CYCI	E[8]							
twc	Write Cycle Time	35		45		55		ns
tsce	CE LOW to Write End	35		45		45		ns
t _{AW}	Address Set-up to Write End	35		45		45		ns
tHA	Address Hold from Write End	0		0		10		ns
tsa	Address Set-up to Write Start	0		0		0		ns
tPWE	WE Pulse Width	20		25		25		ns
t _{SD}	Data Set-up to Write End	20		25		25		ns
tHD	Data Hold from Write End	10		10		10		ns
tLZWE	WE HIGH to Low ^[7]	0		0		0		ns
tHZWE	WE LOW to High Z ^[6, 7]	0	20	0	25	0	25	ns

Notes:

- 5. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading of the specified I_{OL}/I_{OH} and 30 pF load capacitance.
- 6. t_{HZCE} and t_{HZWE} are tested with $C_L = 5$ pF as in Figure 1b. Transition is measured ± 500 mV from steady state voltage.
- At any given temperature and voltage condition, t_{HZ} is less than t_{LZ} for all devices. These parameters are sampled and not 100% tested.
- 8. The internal write time of the memory is defined by the overlap of CE low and WE low. Both signals must be low to initiate a write and either signal can terminate a write by going high. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
- 9. WE is high for read cycle.
- 10. Device is continuously selected, $\overline{\text{CE}} = V_{\text{IL}}$.
- 11. Address valid prior to or coincident with $\overline{\text{CE}}$ transition low.


Switching Waveforms

Read Cycle No. 1 (Notes 9, 10)



0013-6

Read Cycle No. 2 (Notes 9, 11)




0013-7

0013-9




Switching Waveforms (Continued)

Write Cycle No. 1 (WE Controlled) (Note 8)



Write Cycle No. 2 (CE Controlled) (Note 8)



Note: If \overline{CE} goes HIGH simultaneously with \overline{WE} HIGH, the output remains in a high impedance state.

Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
35	CY2147-35 PC	P5	Commercial
	CY2147-35 DC	D6	
45	CY2147-45 PC	P5	Commercial
	CY2147-45 DC	D6	
	CY2147-45 DMB	D6	Military
55	CY2147-55 PC	P5	Commercial
	CY2147-55 DC	D6]
	CY2147-55 DMB	D6	Military



1024 x 4 Static R/W RAM

Features

- Automated power-down when deselected (2148)
- CMOS for optimum speed/ power
- Low power
 660 mW (commercial)
 770 mW (military)
- 5 volt power supply ±10% tolerance both commercial and military
- TTL compatible inputs and outputs

Functional Description


The CY2148 and CY2149 are high performance CMOS static RAMs organized as 1024 x 4 bits. Easy memory expansion is provided by an active LOW chip select one (CS) input, and three-state outputs. The CY2148 and CY2149 are identical except that the CY2148 includes an automatic (CS) power-down feature. The CY2148 remains in a low power mode as long as the device remains unselected, i.e. (CS) is high, thus reducing the average power requirements of the device. The chip select (CS) of the CY2149 does not affect the power dissipation of the device.

An active LOW write enable signal (WE) controls the writing/reading operation of the memory. When the chip

select (CS) and write enable (WE) inputs are both LOW, data on the four data input/output pins (I/O₀ through I/O₃) is written into the memory location addressed by the address present on the address pins (A₀ through A₉).

Reading the device is accomplished by selecting the device, (\overline{CS}) active low, while (\overline{WE}) remains inactive or high. Under these conditions, the contents of the location addressed by the information on address pins $(A_0 \text{ through } A_9)$ is present on the four data input/output pins $(I/O_0 \text{ through } I/O_3)$.

The input/output pins (I/O₀ through I/O₃) remain in a high impedance state unless the chip is selected, and write enable (WE) is high.



Selection Guide (For Higher Performance and Lower Power Refer to CY7C148/9 Data Sheet)

		2148/9-35	21L48/9-35	2148/9-45	21L48/9-45	2148/9-55	21L48/9-55
Maximum Access Time	e (ns)	35	35	45	45	55	55
Maximum Operating	Commercial	140	120	140	120	140	120
Current (mA)	Military			140		140	



Maximum Ratings

(Above which the useful life may be impaired)

Storage Temperature $\dots -65^{\circ}$ C to $+150^{\circ}$ C

Ambient Temperature with

Supply Voltage to Ground Potential

(Pin 22 to Pin 8).....-0.5V to +7.0V

DC Voltage Applied to Outputs

in High Z State..... -0.5V to +7.0V

DC Input Voltage −3.0V to +	7.0V
Output Current into Outputs (Low)2	0 mA

Operating Range


Range	Ambient Temperature	v _{cc}
Commercial	0°C to +70°C	5V ± 10%
Military[11]	-55°C to +125°C	5V ± 10%

Electrical Characteristics Over Operating Range

Parameters	Description	Test Conditions			21L48/9		2148/9	
Description		rest Conditions			Max.	Min.	Max.	Units
I _{OH}	Output High Current	$V_{OH} = 2.4V \qquad V_{CC} = 4.5V$		-4		-4		mA
IOL Output Low Current	$V_{OV} = 0.4V$	$T_A = 70^{\circ}C$	8		8		mA	
*OL	Output Zow Current	VOL 0.44	$T_A = 125^{\circ}C$			8		III
V_{IH}	Input High Voltage			2.0	6.0	2.0	6.0	V
v_{IL}	Input Low Voltage			-3.0	0.8	-3.0	0.8	V
I _{IX}	Input Load Current	$V_{SS} \leq V_{I} \leq V_{CC}$			10		10	μΑ
I _{OZ}	Output Leakage Current	GND \leq V _O \leq V _{CC} Output Disabled $T_A = -55^{\circ}\text{C to} + 125^{\circ}\text{C}$		-50	50	-50	50	μΑ
C_{I}	Input Capacitance	Test Frequency = 1.0	MH ₇		5		5	
C _{I/O}	Input/Output Capacitance		Test Frequency = 1.0 MHz T _A = 25°C, All Pins at 0V, V _{CC} = 5V		7		7	pF
I _{CC}	V _{CC} Operating		$T_A = 0^{\circ}C \text{ to } + 70^{\circ}C$		120		140	mA
	Supply Current	Output Open	$T_A = -55^{\circ}C \text{ to } + 125^{\circ}C$				140	III.A
I _{SB}	Automatic CS		$T_A = 0^{\circ}C \text{ to } + 70^{\circ}C$		20		30	mA
-5B	Power Down Current	$\overline{\text{CS}} \geq V_{\text{IH}}$ only	$T_A = -55^{\circ}C \text{ to } + 125^{\circ}C$				30	шл
I _{PO}	Peak Power-On				30		50	mA
*FU	Current	$\overline{CS} \ge V_{IH}^{[3]}$ only	$T_A = -55^{\circ}C \text{ to } + 125^{\circ}C$				50	IIIZL
Ios	Output Short	$GND \leq V_0 \leq$	$T_A = 0^{\circ}C \text{ to } + 70^{\circ}C$		± 275	± 275	±275	mA
- U3	Circuit Current	V _{CC} [10]	$T_A = -55^{\circ}C \text{ to } + 125^{\circ}C$				± 350	


- 1. Test conditions assume signal transition times of 10 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading of the specified IOL/IOH and 30 pF load capacitance. Output timing reference is 1.5V.
- 2. The internal write time of the memory is defined by the overlap of CS low and WE low. Both signals must be low to initiate a write and either signal can terminate a write by going high. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
- A pull up resistor to V_{CC} on the CS input is required to keep the device deselected during V_{CC} power up. Otherwise current will ex-ceed values given (CY2148 only).
- 4. Chip deselected greater than 55 ns prior to selection.

AC Test Loads and Waveforms



THÉVINEN EQUIVALENT 1670 OUTPUT O O 1.62 V 0015-4

- 5. Chip deselected less than 55 ns prior to selection.
- 6. At any given temperature and voltage condition, tHZ is less than tLZ for all devices. Transition is measured ± 500 mV from steady state voltage with specified loading in Figure 1b. These parameters are sampled and not 100% tested.
- WE is high for read cycle.
- 8. Device is continuously selected, $\overline{CS} = V_{IL}$.
- 9. Address valid prior to or coincident with CS transition low.
- 10. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
- 11. Extended temperature operation guaranteed with 400 linear feet per minute of air flow.






Switching Characteristics

Parameters	Description		2148	/9-35	2148/9-45		2148/9-55		Units
1 at ameters	Description		Min.	Max.	Min.	Max.	Min.	Max.	Units
READ CYCI	.E								
t _{RC}	Address Valid to Address Do Not Care Time (Read Cycle Time)		35		45		55		ns
t _{AA}	Address Valid to Data Out Valid Delay (Address Access Time)			35		45		55	ns
t _{ACS1} [4]	Chip Select Low to Data Out Valid			35		45		55	ns
t _{ACS2} [5]	(CY2148 only)			45		55		65	ļ
tACS	Chip Select Low to Data Out Valid (CY2149 only)			15		20		25	ns
t _{I,Z} [6] Chip Select Low to		2148	10		10		10		ns
	Data Out On	2149	5		5		5		113
t _{HZ} [6]	Chip Select High to Data Out Off		0	20	0	20	0	20	ns
tон	Address Unknown to Data Out Unknown Time		0		5		5		ns
t _{PD}	Chip Select High to Power-Down Delay	2148		30		30		30	ns
tPU	Chip Select Low to Power-Up Delay	2148	0		0		0		ns
WRITE CYC	CLE		•		•				
twc	Address Valid to Address Do Not Care (Write Cycle Time)		35		45		55		ns
twp[2]	Write Enable Low to Write Enable High		30		35		40		ns
twr	Write Enable High to Address		5		5		5		ns
twZ ^[6]	Write Enable Low to Output in High Z		0	10	0	15	0	20	ns
t _{DW}	Data in Valid to Write Enable High		20		20		20		ns
t _{DH}	Data Hold Time		0		0		0		ns
tas	Address Valid to Write Enable Low		0		0		0		ns
t _{CW} ^[2]	Chip Select Low to Write Enable High		30		40		50		ns
t _{OW} [6]	Write Enable High to Output in Low Z		0		0		0		ns
t _{AW}	Address Valid to End of Write		30		35		50		ns

Switching Waveforms

Read Cycle No. 1 (Notes 7, 8)




0015-6




Switching Waveforms (Continued)


Read Cycle No. 2 (Notes 7, 9)



Write Cycle No. 1 (WE Controlled)



Write Cycle No. 2 (CS Controlled)



Note: If \overline{CS} goes high simultaneously with \overline{WE} high, the output remains in a high impedance state.



Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
35	CY2148-35 PC CY2149-35 PC	Р3	Commercial
	CY2148-35 DC CY2149-35 DC	D4	
	CY21L48-35 PC CY21L49-35 PC	Р3	Commercial
	CY21L48-35 DC CY21L49-35 DC	D4	
45	CY2148-45 PC CY2149-45 PC	Р3	Commercial
	CY2148-45 DC CY2149-45 DC	D4	
	CY2148-45 DMB CY2149-45 DMB	D4	Military
	CY21L48-45 PC CY21L49-45 PC	Р3	Commercial
	CY21L48-45 DC CY21L49-45 DC	D4	
55	CY2148-55 PC CY2149-55 PC	Р3	Commercial
	CY2148-55 DC CY2149-55 DC	D4	
	CY2148-55 DMB CY2149-55 DMB	D4	Military
	CY21L48-55 PC CY21L49-55 PC	Р3	Commercial
	CY21L48-55 DC CY21L49-55 DC	D4	



256 x 4 Static R/W RAM

Features

- 256 x 4 static RAM for control store in high speed computers
- CMOS for optimum speed/power
- High speed
 - 15 ns (commercial)
 - 25 ns (military)
- Low power
 - 330 mW (commercial)
 - 495 mW (military)
- Separate inputs and outputs
- 5 volt power supply ±10% tolerance both commercial and military
- Capable of withstanding greater than 2000V static discharge
- TTL compatible inputs and outputs

Functional Description


The CY7C122 is a high performance CMOS static RAM organized as 256 words x 4 bits. Easy memory expansion is provided by an active LOW chip select one (CS₁) input, an active HIGH chip select two (CS₂) input, and three-state outputs.

An active LOW write enable input (\overline{WE}) controls the writing/reading operation of the memory. When the chip select one $(\overline{CS_1})$ and write enable (\overline{WE}) inputs are LOW and the chip select two (CS_2) input is HIGH, the information on the four data inputs D_0 to D_3 is written into the addressed memory word and the output circuitry is preconditioned so that the correct data is present at the outputs when the write cycle is complete. This preconditioning

operation insures minimum write recovery times by eliminating the "write recovery glitch."

Reading is performed with the chip select one $(\overline{CS_1})$ input LOW, the chip select two input (CS_2) and write enable (\overline{WE}) inputs HIGH, and the output enable input (\overline{OE}) LOW. The information stored in the addressed word is read out on the four non-inverting outputs O_0 to O_3 .

The outputs of the memory go to an active high impedance state whenever chip select one (\overline{CS}_1) is HIGH, chip select two (CS_2) is LOW, output enable (\overline{OE}) is HIGH, or during the writing operation when write enable (\overline{WE}) is LOW.



Selection Guide

		7C122-15	7C122-25	7C122-35
Maximum Access Time (ns)	Commercial	15	25	35
	Military	NA	25	35
Maximum Operating Current (mA)	Commercial	90	60	60
	Military	NA	90	90



Maximum Ratings

(Above which the useful life may be impaired) Storage Temperature $\dots -65^{\circ}$ C to $+150^{\circ}$ C Ambient Temperature with Supply Voltage to Ground Potential DC Voltage Applied to Outputs in High Z State..... -0.5V to +7.0VDC Input Voltage $\dots -3.0V$ to +7.0V

Output Current, into Outputs (Low)20 mA

Static Discharge Voltage (per MIL-STD-883 Method 3015.2)	>2001V
Latchup Current	> 200 mA

Operating Range

Range	Ambient Temperature	$\mathbf{v}_{\mathbf{c}\mathbf{c}}$		
Commercial	0°C to +70°C	5V ± 10%		
Military ^[7]	-55°C to +125°C	5V ± 10%		

Logic Table

	Inputs				Outsuts	Mode
ŌĒ	₹S₁	CS ₂	WE	D ₀ -D ₃	Outputs	lyiode
X	Н	X	X	X	High Z	Not Selected
X	X	L	X	X	High Z	Not Selected
L	L	H	H	X	O ₀ -O ₃	Read Stored Data
X	L	Н	L	L	High Z	Write "0"
X	L	Н	L	н	High Z	Write "1"
Н	L	н	Н	X	High Z	Output Disabled

Notes: H = HIGH Voltage High Z = High Impedance

L = LOW Voltage

X = Don't Care

Electrical Characteristics Over the Operating Range

Parameters	Description	Test Conditions		7C122-15		7C122-25 7C122-35		Units
					Max.	Min.	Max.	
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OI}$	H = -5.2 mA	2.4		2.4		V
V _{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OI}$	$= 8.0 \mathrm{mA}$		0.4		0.4	v
V _{IH}	Input HIGH Voltage			2.1	v_{cc}	2.1	v_{cc}	V
v_{IL}	Input LOW Voltage		-3.0	0.8	-3.0	0.8	v	
I _{IX}	Input Load Current	$GND \le V_1 \le V_{CC}$			10		10	μΑ
V _{CD}	Input Diode Clamp Voltage				Note 2		Note 2	v
I _{OZ}	Output Current (High-Z)	V _{OL} ≤ V _{OUT} ≤ V _{OH} Output Disabled		-10	+ 10	-10	+ 10	μΑ
_	Output Short Circuit	$V_{CC} = Max.,$	Commercial		-70		-70	mA
Ios	Current (Note 1)	$V_{OUT} = GND$	Military		-80		-80	mA
	Power Supply	$V_{CC} = Max.,$	Commercial		90		60	mA
I _{CC}	Current	$I_{OUT} = 0 \text{ mA}$	Military		NA		90	mA

Capacitance^[3]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz}$	4	рF
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	7	P-

Notes:

- 1. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
- 2. The CMOS process does not provide a clamp diode. However, the CY7C122 is insensitive to -3V dc input levels and -5V undershoot pulses of less than 10 ns (measured at 50% point).
- 3. Tested on a sample basis.




Switching Characteristics Over the Operating Range^[5]

Parameters	Description	Test	CY7C	122-15	CY7C	122-25	CY7C	122-35	T
		Conditions	Min.	Max.	Min.	Max.	Min.	Max.	Units
READ CYCL	Æ								
tRC	Read Cycle Time		15		25		35		ns
tACS	Chip Select Time			8		15		25	ns
tzrcs	Chip Select to High-Z	Note 6		12		20		30	ns
tAOS	Output Enable Time			8		15		25	ns
tzros	Output Enable to High-Z	Note 6		12		20		30	ns
t _{AA}	Address Access Time			15		25		35	ns
WRITE CYC	LE								
twc	Write Cycle Time		15		25		35		ns
tzws	Write Disable to High-Z	Note 6		12		20		30	ns
twr	Write Recovery Time			12		20		25	ns
tw	Write Pulse Width	Note 4	11		15		25		ns
twsp	Data Setup Time Prior to Write		0		5		5		ns
twhD	Data Hold Time After Write		2		5		5		ns
twsA	Address Setup Time	Note 4	0		5		10		ns
twha	Address Hold Time		4		5		5		ns
twscs	Chip Select Setup Time		0		5		5		ns
twncs	Chip Select Hold Time		2		5		5		ns

Notes:

- 4. t_{W} measured at $t_{WSA} = min.$; t_{WSA} measured at $t_{W} = min.$
- 5. Test conditions assume signal transition times of 5 ns or less for the -15 product and 10 ns or less for the -25 and -35 product. Timing reference levels of 1.5V and output loading of the specified I_{OL}/I_{OH} and 30 pF load capacitance as in Figure 1a.
- Transition is measured at steady state HIGH level 500 mV or steady state LOW level + 500 mV on the output from 1.5V level on the input with load shown in Figure 1b.
- Extended temperature operation guaranteed with 400 linear feet per minute of air flow.

Bit Map



Address Designators

Address Name	Address Function	Pin Number
A ₀	AX0	4
A 1	AX1	3
A ₂	AX2	2
A 3	AX3	1
A4	AX4	21
A ₅	AY0	5
A 6	AY1	6
A ₇	AY2	7

0003-7

0003-8



AC Test Loads and Waveforms





Figure 1a


Figure 1b

Equivalent to:




0003-6

Read Mode



Write Mode




(All above measurements referenced to 1.5V unless otherwise stated.)


Note:


Timing diagram represents one solution which results in an optimum cycle time. Timing may be changed in various applications as long as the worst case limits are not violated.





Typical DC and AC Characteristics






















Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
15	CY7C122-15PC	P7	Commercial
	CY7C122-15DC	D8	Commercial
25	CY7C122-25PC	P7	Commercial
	CY7C122-25DC	D8	Commercial
	CY7C122-25DMB	D8	Military
35	CY7C122-35PC	P7	Commercial
	CY7C122-35DC	D8	Commercial
	CY7C122-35DMB	D8	Military



2048 x Static R/W RAM

Features

- Automatic power-down when deselected (7C128)
- CMOS for optimum speed/power
- High speed-35 ns
- Low active power
 660 mW (commercial)
 715 mW (military)
- Low standby power
 110 mW (7C128)
- TTL compatible inputs and outputs
- Capable of withstanding greater than 2000V electrostatic discharge


Functional Description

The CY7C128 and CY7C129 are high performance CMOS static RAMs organized as 2048 words by 8 bits. Easy memory expansion is provided by an active LOW chip enable (CE), and active LOW output enable (OE) and three-state drivers. The CY7C128 has an automatic power-down feature, reducing the power consumption by 83% when deselected.

An active LOW write enable signal (\overline{WE}) controls the writing/reading operation of the memory. When the chip enable (\overline{CE}) and write enable (\overline{WE}) inputs are both LOW, data on the eight data input/output pins (I/O_0) through $I/O_7)$ is written into the memory loca-

tion addressed by the address present on the address pins (A_0 through A_{10}). Reading the device is accomplished by selecting the device and enabling the outputs, \overline{CE} and \overline{OE} active LOW, while (\overline{WE}) remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins is present on the eight data input/output pins.

The input/output pins remain in a high impedance state unless the chip is selected, outputs are enabled, and write enable (WE) is high.



Selection Guide

		7C128-35	7C128-45	7C128-55	7C129-35	7C129-45	7C129-55
Maximum Access Time (no	s)	35	45	55	35	45	55
Maximum Operating	Commercial	120	120	90	120	120	90
Current (mA)	Military		130	100		130	100
Maximum Standby Current (mA)	Commercial	20	20	20			
	Military		20	20			



Maximum Ratings

(Above which the useful life may be impaired)

Static Discharge Voltage	> 2001V
(Per MIL-STD-883 Method 3015.2)	
Latch-up Current	> 200 mA

Operating Range

Range	Ambient Temperature	v _{cc}
Commercial	0°C to +70°C	5V ± 10%
Military[1]	-55°C to +125°C	5V ± 10%

Electrical Characteristics Over Operating Range

Parameters	Description	Test Conditions		7C128-35, 45 7C129-35, 45		7C128-55 7C129-55		Units
					Max.	Min.	Max.	
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH}$	= -4.0 mA	2.4		2.4		v
v_{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL}$	$= 8.0 \mathrm{mA}$		0.4		0.4	v
V _{IH}	Input HIGH Voltage			2.0	V _{CC}	2.0	v_{cc}	v
$ m v_{IL}$	Input LOW Voltage			-3.0	0.8	-3.0	0.8	v
I _{IX}	Input Load Current	$GND \leq V_I \leq V_{CC}$		-10	10	-10	10	μΑ
I _{OZ}	Output Leakage Current	$\begin{aligned} GND &\leq V_I \leq V_{CC} \\ Output \ Disabled \end{aligned}$		-40	40	-40	40	μΑ
I _{OS}	Output Short Circuit Current ^[2]	$V_{CC} = Max., V_{OUT} = GND$			-300		-300	mA
I_{CC}	V _{CC} Operating	$V_{CC} = Max.$	Commercial		120		90	
	Supply Current $I_{OUT} = 0 \text{ mA}$	$I_{OUT} = 0 \text{ mA}$	Military*		130		100	mA
I _{SB} (7C128)	Automatic CE	Max. V _{CC} ,	Commercial		20		20	4
138 (70120)	Power Down Current CF	$\overline{CE} \ge V_{IH}$ Military*			20		20	mA

^{*45} ns and 55 ns only


Capacitance^[3]


Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25$ °C, $f = 1$ MHz	5	-F
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	7	pF


Notes:

- 1. Extended temperature operation guaranteed with 400 linear feet per minute of air flow.
- Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- 3. Tested on a sample basis.

AC Test Loads and Waveforms







Equivalent to:

THÉVENIN EQUIVALENT





Switching Characteristics Over Operating Range^[4]


Parameters	Description			28-35 29-35	1	28-45 29-45	1	28-55 29-55	Units
	-		Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCL	E								
tRC	Read Cycle Time		35		45		55		ns
t _{AA}	Address to Data Valid			35		45		55	ns
toha	Data Hold from Address	Change	5		5		5		ns
tACE	CE LOW to Data Valid	7C128		35		45		55	ns
ACE	CD DO W to Data valid	7C129		20		25		30	ns
tDOE	OE LOW to Data Valid			15		20		25	ns
tLZOE	OE LOW to Low Z		0		0		0		ns
tHZOE	OE HIGH to High Z ^[5]			15		15		20	ns
tLZCE	TZCE	7C128	5		5		5		ns
LZCE	CE EO W to Eow E	7C129	0		0		0		ns
tHZCE	CE HIGH to High Z ^[5, 6]			15		20		20	ns
t _{PU}	CE LOW to Power Up		0		0		0		ns
tpD	CE HIGH to Power Down	n.		20		25		25	ns
WRITE CYC	LE[7]					_			
twc	Write Cycle Time		35		45		55		ns
tsce	CE LOW to Write End		30		40		50		ns
t _{AW}	Address Set-up to Write E	nd	30		40		50		ns
tHA	Address Hold from Write	End	0		0		0		ns
t _{SA}	Address Set-up to Write S	tart	0		0		0		ns
tpwE	WE Pulse Width		20		20		25		ns
t _{SD}	Data Set-up to Write End		15		20		25		ns
t _{HD}	Data Hold from Write En	d	0		0		0		ns
tHZWE	WE LOW to High Z			15		15		20	ns
tLZWE	WE HIGH to Low Z		0		0		0		ns

Notes:

- 4. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading of the specified I_{OL}/I_{OH} and 30 pF load capacitance.
- tHZOE tHZCE and tHZWE are tested with C_L = 5 pF as in Figure 1b.
 Transition is measured ± 500 mV from steady state voltage.
- At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} for all devices. These parameters are sampled and not 100% tested. (7C128 only.)
- 7. The internal write time of the memory is defined by the overlap of CE low and WE low. Both signals must be low to initiate a write and either signal can terminate a write by going high. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
- 8. WE is high for read cycle.
- 9. Device is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$.
- 10. Address valid prior to or coincident with $\overline{\text{CE}}$ transition low.

Switching Waveforms


Read Cycle No. 1 (Notes 8, 9)






Switching Waveforms (Continued)


Read Cycle No. 2 (Notes 8, 10)



Write Cycle No. 1 (WE Controlled) (Note 7)










Note: If \overline{CE} goes high simultaneously with \overline{WE} high, the output remains in a high impedance state.





Typical DC and AC Characteristics


























Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
35	CY7C128-35PC	P13	Commercial
	CY7C128-35DC	D14	Commercial
	CY7C128-35LC	L53	Commercial
45	CY7C128-45PC	P13	Commercial
	CY7C128-45DC	D14	Commercial
	CY7C128-45LC	L53	Commercial
	CY7C128-45DMB	D14	Military
	CY7C128-45LMB	L53	Military
55	CY7C128-55PC	P13	Commercial
	CY7C128-55DC	D14	Commercial
	CY7C128-55LC	L53	Commercial
	CY7C128-55DMB	D14	Military
	CY7C128-55LMB	L53	Military

Speed (ns)	Ordering Code	Package Type	Operating Range
35	CY7C129-35PC	P13	Commercial
	CY7C129-35DC	D14	Commercial
	CY7C129-35LC	L53	Commercial
45	CY7C129-45PC	P13	Commercial
	CY7C129-45DC	D14	Commercial
	CY7C129-45LC	L53	Commercial
	CY7C129-45DMB	D14	Military
	CY7C129-45LMB	L53	Military
55	CY7C129-55PC	P13	Commercial
	CY7C129-55DC	D14	Commercial
	CY7C129-55LC	L53	Commercial
	CY7C129-55DMB	D14	Military
	CY7C129-55LMB	L53	Military

Bit Map



Address Designators

Address Name	Address Function	Pin Number
A 0	Y ₃	8
\mathbf{A}_1	Y ₂	7
A ₂	Y ₁	6
A ₃	Y ₀	5
A4	X ₂	4
A ₅	X4	3
A ₆	X ₃	2
A ₇	X ₀	1
A ₈	X5	23
A9	X ₆	22
A ₁₀	X ₁	19



4096 x 1 Static R/W RAM

Features

- Automatic power-down when deselected
- CMOS for optimum speed/power
- High speed-25 ns
- Low active power
 440 mW (commercial)
 605 mW (military)
- Low standby power 55 mW
- TTL compatible inputs and outputs
- Capable of withstanding greater than 2000V electrostatic discharge


Functional Description

The CY7C147 is a high performance CMOS static RAM organized as 4096 x 1 bits. Easy memory expansion is provided by an active LOW chip enable (CE) and three-state drivers. The CY7C147 has an automatic powerdown feature, reducing the power consumption by 80% when deselected.

Writing to the device is accomplished when the chip enable (\overline{CE}) and write enable (\overline{WE}) inputs are both LOW. Data on the input pin (DI) is written into the memory location specified on the address pins $(A_0 \text{ through } A_{11})$.

Reading the device is accomplished by taking the chip enable (\overline{CE}) LOW, while write enable (\overline{WE}) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the data output (DO) pin.

The output pin stays in high impedance state when chip enable (CE) is HIGH or write enable (WE) is LOW.



Selection Guide

		7C147-25	7C147-35	7C147-45
Maximum Access	Commercial	25	35	45
Time (ns)	Military		35	45
Maximum Operating	Commercial	90	80	80
Current (mA)	Military		110	110
Maximum Standby	Commercial	15	10	10
Current (mA)	Military		10	10



Maximum Ratings

(Above which the useful life may be impaired)
Storage Temperature $\dots-65^{\circ}C$ to $+150^{\circ}C$
Ambient Temperature with Power Applied55°C to $+125$ °C
Supply Voltage to Ground Potential (Pin 18 to Pin 9)0.5V to $+7.0V$
DC Voltage Applied to Outputs in High Z State0.5V to $+7.0V$
DC Input Voltage $\dots -3.0V$ to $+7.0V$
Output Current into Outputs (Low)

Static Discharge Voltage>2 (Per MIL-STD-883 Method 3015.2)	001V
Latchup Current>200) mA

Operating Range

Range	Ambient Temperature	v _{cc}		
Commercial	0°C to +70°C	5V ± 10%		
Military[1]	-55°C to +125°C	5V ± 10%		

Electrical Characteristics Over Operating Range

Parameters	Description	Test C	Conditions	7C1	47-25	7C147	-35, 45	Units	
r at ameters	Description	Test	onutions	Min.	Min. Max. Min.		Max.		
V _{OH}	Output HIGH Voltage	$V_{CC} = Min.$	$V_{CC} = Min.$ $I_{OH} = -4.0 \text{ mA}$			2.4		v	
V _{OL}	Output LOW Voltage	$V_{CC} = Min.$	$V_{CC} = Min.$ $I_{OL} = 12.0 \text{ mA}$		0.4		0.4	v	
V _{IH}	Input High Voltage			2.0	6.0	2.0	6.0	v	
v_{IL}	Input Low Voltage		-3.0	0.8	-3.0	0.8	v		
I _{IX}	Input Load Current	$GND \leq V_I \leq V_{CC}$		-10	+ 10	-10	+ 10	μΑ	
I _{OZ}	Output Leakage Current		GND ≤ V _O ≤ V _{CC} Output Disabled		+ 50	-50	+ 50	μΑ	
Ios	Output Short ^[2] Circuit Current	V _{CC} = Max.	$V_{CC} = Max.$ $V_{OUT} = GND$		-350		-350	mA	
I _{CC}	V _{CC} Operating	$V_{CC} = Max.$	Commercial		90		80	mA	
100	Supply Current	$I_{OUT} = 0 \text{ mA}$	Military				110	1117	
Icp	Automatic CE[3]	Max. V _{CC} ,	Commercial		15		10	mA	
I_{SB_1}	Power Down Current	$\overline{CE} \geq V_{IH}$	Military				10]	


Capacitance^[4]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C$, $f = 1 MHz$	5	pF
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	6]

Notes:

- Extended temperature operation guaranteed with 400 linear feet per minute of air flow.
- 2. Duration of the short circuit should not exceed 30 seconds.
- 3. A pull-up resistor to V_{CC} on the \overline{CE} input is required to keep the device deselected during V_{CC} power-up, otherwise ISB will exceed values given.
- 4. Tested on a sample basis.

AC Test Loads and Waveforms





Switching Characteristics Over Operating Range^[5]


Parameters	Description	7C1	47-25	7C1	47-35	7C1	47-45	Units
1 arameters	Description	Min.	Max.	Min.	Max.	Min.	Max.	l
READ CYCL	E							
t _{RC}	Read Cycle Time	25		35		45		ns
t _{AA}	Address to Data Valid		25		35		45	ns
toha	Data Hold from Address Change	3		5		5		ns
tACE	CS Low to Data Valid		25		35		45	ns
tLZCE	CE LOW to Low Z ^[7]	5		5		5		ns
tHZCE	CEHIGH to High Z ^[6, 7]		20		30		30	ns
tpU	CE LOW to Power Up	0		0		0		ns
tPD	CE HIGH to Power Down		20		20		20	ns
WRITE CYC	LE[8]							
twc	Write Cycle Time	25		35		45		ns
tSCE	CE LOW to Write End	25		35		45		ns
t _A w	Address Set-up to Write End	25		35		45		ns
t _{HA}	Address Hold from Write End	0		0		0		ns
t _{SA}	Address Set-up to Write Start	0		0		0		ns
tpwE	WE Pulse Width	15		20		25		ns
t_{SD}	Data Set-up to Write End	15		20		25		ns
tHD	Data Hold from Write End	0		10		10		ns
tLZWE	WE HIGH to Low Z ^[7]	0		0		0		ns
tHZWE	WE LOW to High Z ^[6, 7]		15		20		25	ns

Notes:

- 5. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading of the specified I_{OL}/I_{OH} and 30 pF load capacitance.
- 6. t_{HZCE} and t_{HZWE} are tested with C_L = 5 pF as in Figure 1b. Transition is measured ± 500 mV from steady state voltage.
- At any given temperature and voltage condition, t_{HZ} is less than t_{LZ} for all devices. These parameters are sampled and not 100% tested.
- 8. The internal write time of the memory is defined by the overlap of CE low and WE low. Both signals must be low to initiate a write and either signal can terminate a write by going high. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
- 9. WE is high for read cycle.
- 10. Device is continuously selected, $\overline{CE} = V_{IL}$.
- 11. Address valid prior to or coincident with \overline{CE} transition low.

Switching Waveforms


Read Cycle No. 1 (Notes 9, 10)






Switching Waveforms (Continued)


Read Cycle No. 2 (Notes 9, 11)



Write Cycle No. 1 (WE Controlled) (Note 8)




Write Cycle No. 2 (CE Controlled) (Note 8)





Note: If \overline{CE} goes high simultaneously with \overline{WE} high, the output remains in a high impedance state.





Typical DC and AC Characteristics


























Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
25	CY7C147-25PC	P3	Commercial
	CY7C147-25DC	D4	Commercial
	CY7C147-25LC	L50	Commercial
35	CY7C147-35PC	Р3	Commercial
	CY7C147-35DC	D4	Commercial
	CY7C147-35LC	L50	Commercial
	CY7C147-35DMB	D4	Military
	CY7C147-35LMB	L50	Military
45	CY7C147-45PC	P3	Commercial
	CY7C147-45DC	D4	Commercial
	CY7C147-45LC	L50	Commercial
	CY7C147-45DMB	D4	Military
	CY7C147-45LMB	L50	Military

Address Designators

Address Name	Address Function	Pin Number
A 0	X ₀	1
A ₁	\mathbf{x}_{1}	2
A ₂	X ₂	3
A 3	X ₃	4
A4	Υ ₀	5
A ₅	Y ₁	6
A ₆	X4	17
A7	X ₅	16
Ag	Y ₂	15
A 9	Y ₃	14
A ₁₀	Y ₄	13
A ₁₁	Y ₅	12

Bit Map



0019-12



1024 x 4 Static R/W RAM

Features

- Automatic power-down when deselected (7C148)
- CMOS for optimum speed/power
- 25 ns access time
- Low active power
 440 mW (commercial)
 605 mW (military)
- Low standby power (7C148)
 82.5 mW (25 ns version)
 55 mW (all others)
- 5 volt power supply ±10% tolerance both commercial and military
- TTL compatible inputs and outputs

Functional Description


The CY7C148 and CY7C149 are high performance CMOS static RAMs organized as 1024 x 4 bits. Easy memory expansion is provided by an active LOW chip select (CS) input, and threestate outputs. The CY7C148 and CY7C149 are identical except that the CY7C148 includes an automatic (CS) power-down feature. The CY7C148 remains in a low power mode as long as the device remains unselected, i.e. (CS) is HIGH, thus reducing the average power requirements of the device. The chip select (CS) of the CY7C149 does not affect the power dissipation of the device.

An active LOW write enable signal (WE) controls the writing/reading operation of the memory. When the chip

select (CS) and write enable (WE) inputs are both LOW, data on the four data input/output pins (I/O₀ through I/O₃) is written into the memory location addressed by the address present on the address pins (A₀ through A₉).

Reading the device is accomplished by selecting the device, (\overline{CS}) active LOW, while (\overline{WE}) remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins (A₀ through A₉) is present on the four data input/output pins (I/O₀ through I/O₃).

The input/output pins (I/O₀ through I/O₃) remain in a high impedance state unless the chip is selected, and write enable (\overline{WE}) is high.



Selection Guide

		7C148-25	7C148-35	7C148-45	7C149-25	7C149-35	7C149-45
Maximum Access Time (ns)		25	35	45	25	35	45
Maximum Operating	Commercial	90	80	80	90	80	80
Current (mA)	Military		110	110		110	110
Maximum Standby Current (mA)	Commercial	15	10	10			
	Military		10	10			



Maximum Ratings

(Above which the useful life may be impaired)

· · · · · · · · · · · · · · · · · · ·
Storage Temperature $\dots -65^{\circ}C$ to $+150^{\circ}C$
Ambient Temperature with Power Applied55°C to $+125$ °C
Supply Voltage to Ground Potential (Pin 18 to Pin 9)0.5V to +7.0V
DC Voltage Applied to Outputs in High Z State0.5V to +7.0V
DC Input Voltage3.0V to +7.0V

Static Discharge Voltage (Per MIL-STD-883 Method 3015.2)	>2001V
Latchup Current	. >200 mA

Operating Range


Range	Ambient Temperature	v _{cc}
Commercial	0°C to +70°C	5V ± 10%
Military[11]	-55°C to +125°C	5V ± 10%

Parameters	Description	Test Conditions		7C14	8/9-25	7C148/9-35, 45		Units	
I al ametel s	Description		Test Conditions			Min.			
I _{OH}	Output High Current	$V_{OH} = 2.4V$		$V_{CC} = 4.5V$	-4		-4		mA
I _{OL}	Output Low Current	$V_{OL} = 0.4V$			8		8		mA
V _{IH}	Input High Voltage				2.0	6.0	2.0	6.0	v
v_{IL}	Input Low Voltage				-3.0	0.8	-3.0	0.8	v
I _{IX}	Input Load Current	$GND \leq V_I \leq V$	'cc			10		10	μΑ
Ioz	Output Leakage Current	$GND \leq V_O \leq V$	$GND \le V_O \le V_{CC}$ Output Disabled				-50	50	μΑ
CI	Input Capacitance	Test Frequency = 1.0 MHz			5	5		5	
C _{I/O}	Input/Output Capacitance	$T_A = 25^{\circ}C$, All	v		7		7	pF	
I _{CC}	V _{CC} Operating	Max. V _{CC} , CS ≤	V _{IL}	Commercial		90		80	mA
100	Supply Current	Output Open	Military				110	"""	
I _{SB}	Automatic CS	Max. V _{CC} ,	7C148	Commercial		15		10	mA
-2B	Power Down Current	$\overline{CS} \geq V_{IH}$	only	Military				10]
I _{PO}	Peak Power-On	Max. V _{CC} ,	7C148	Commercial		15		10	mA
100	Current	$\overline{CS} \geq V_{IH}[3]$	only	Military				10	"
Ios	Output Short	$GND \le V_0 \le$		Commercial		± 275		±275	mA
-03	Circuit Current	V _{CC} ^[10]		Military				±350	"


Notes:

- Test conditions assume signal transition times of 10 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading of the specified I_{OL}/I_{OH} and 30 pF load capacitance. Output timing reference is 1.5V.
- 2. The internal write time of the memory is defined by the overlap of CS low and WE low. Both signals must be low to initiate a write and either signal can terminate a write by going high. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
- A pull up resistor to V_{CC} on the CS input is required to keep the device deselected during V_{CC} power up. Otherwise current will exceed values given (CY7C148 only).
- 4. Chip deselected greater than 25 ns prior to selection.

AC Test Loads and Waveforms



Equivalent To: THÉVENIN EQUIVALENT



- 5. Chip deselected less than 25 ns prior to selection.
- At any given temperature and voltage condition, t_{HZ} is less than t_{LZ} for all devices. Transition is measured ±500 mV from steady state voltage with specified loading in Figure 1b. These parameters are sampled and not 100% tested.
- 7. WE is high for read cycle.
- 8. Device is continuously selected, $\overline{\text{CS}} = V_{\text{IL}}$.
- 9. Address valid prior to or coincident with CS transition low.
- For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
- Extended temperature operation guaranteed with 400 linear feet per minute of air flow.




Figure 2




Switching Characteristics Over Operating Range (Note 1)

Parameters	Description		7C14	8/9-25	7C148/9-35		7C148/9-45		Units
1 arameters	Description		Min.	Max.	Min.	Max.	Min.	Max.	Cints
READ CYCL	E								
t _{RC}	Address Valid to Address I Care Time (Read Cycle Tin		25		35		45		ns
t _{AA}	Address Valid to Data Out Valid Delay (Address Acce	ss Time)		25		35		45	ns
t _{ACS1}	Chip Select Low to Data O	ut Valid		25[4]		35		45	ns
t _{ACS2}	(CY7C148 only)			30[5]		35		45] "
t _{ACS}	Chip Select Low to Data Of (CY7C149 only)	ut Valid		15		15		20	ns
t _{I.Z} [6]	Chip Select Low to	7C148	8		10		10		ns
LLZ	Data Out On	7C149	5		5		5		
t _{HZ} [6]	Chip Select High to Data Out Off		0	15	0	20	0	20	ns
tон	Address Unknown to Data Unknown Time	Out	0		0		5		ns
tpD	Chip Select High to Power-Down Delay	7C148		20		30		30	ns
tpU	Chip Select Low to Power-Up Delay	7C148	0		0		0	6.	ns
WRITE CYC	LE								
twc	Address Valid to Address I Care (Write Cycle Time)	Oo Not	25		35		45		ns
twp[2]	Write Enable Low to Write Enable High		20		30		35		ns
twr	Write Enable High to Addr	ess	5		5		5		ns
twZ ^[6]	Write Enable to Output in High Z		0	8	0	10	0	15	ns
t _{DW}	Data in Valid to Write Enal	ble High	12		20		20		ns
t _{DH}	Data Hold Time		0		0		0		ns
t _{AS}	Address Valid to Write Enable Low		0		0		0		ns
t _{CS} [2]	Chip Select Low to Write Enable High		20		30		40		ns
t _{OW} [6]	Write Enable High to Output in Low Z		0		0		0		ns
t _{AW}	Address Valid to End of W	rite	20		30		35		ns

Switching Waveforms


Read Cycle No. 1 (Notes 7, 8)






Switching Waveforms (Continued)


Read Cycle No. 2 (Notes 7, 9)



Write Cycle No. 1 (WE Controlled)




Write Cycle No. 2 (CS Controlled)





Note: If $\overline{\text{CS}}$ goes high simultaneously with $\overline{\text{WE}}$ high, the output remains in a high impedance state.





Typical DC and AC Characteristics


























Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
25	CY7C148-25PC CY7C149-25PC	Р3	Commercial
	CY7C148-25DC CY7C149-25DC	D4	
	CY7C148-25LC CY7C149-25LC	L50	
35	CY7C148-35PC CY7C149-35PC	Р3	Commercial
	CY7C148-35DC CY7C149-35DC	D4	
	CY7C148-35LC CY7C149-35LC	L50	
	CY7C148-35DMB CY7C149-35DMB	D4	Military
	CY7C148-35LMB CY7C149-35LMB	L50	
45	CY7C148-45PC CY7C149-45PC	Р3	Commercial
	CY7C148-45DC CY7C149-45DC	D4	
	CY7C148-45LC CY7C149-45LC	L50	
	CY7C148-45DMB CY7C149-45DMB	D4	Military
	CY7C148-45LMB CY7C149-45LMB	L50	

Address Designators

Address Name	Address Function	Pin Number
A ₀	Y ₀	5
A ₁	Y ₁	6
A ₂	Y ₂	7
A ₃	Y3	4
A4	X 0	3
A ₅	X ₃	2
A ₆	X ₂	1
A ₇	X5	17
A ₈	X4	16
A 9	X ₁	15

Bit Map





1024 x 4 Static R/W RAM

Features

- 1024 x 4 static RAM for control in high speed computers
- CMOS for optimum speed/power
- High speed
 - 25 ns (commercial)
 - 35 ns (military)
- Low power
 - 495 mW (commercial)
 - 660 mW (military)
- Separate inputs and outputs
- Memory reset function
- 5 volt power supply $\pm 10\%$ tolerance both commercial and military
- Capable of withstanding greater than 2000V static discharge
- TTL compatible inputs and outputs

Functional Description


The CY7C150 is a high performance CMOS static RAM organized as 1024 words x 4 bits. Easy memory expansion is provided by active LOW chip select (CS) and output enable, (OE) inputs and three-state outputs.

An active LOW write enable input (\overline{WE}) controls the writing/reading operation of the memory. When the chip select (\overline{CS}) and write enable (\overline{WE}) inputs are LOW, the information on the four data inputs D_0 to D_3 is written into the addressed memory word and the output circuitry is preconditioned so that the correct data is present at the outputs when the write cycle is complete.

Reading is performed with the chip select (\overline{CS}) input LOW, and the write enable (\overline{WE}) input HIGH, and the output enable input (\overline{OE}) LOW. The information stored in the addressed word is read out on the four non-inverting outputs O_0 to O_3 .

The outputs of the memory go to an active high impedance state whenever chip select (\overline{CS}) is HIGH, output enable (\overline{OE}) is HIGH, or during the writing operation when WRITE ENABLE (\overline{WE}) is LOW.

The entire memory can be reset to a logical LOW by taking RESET (R) LOW when chip select (CS) is LOW and WRITE ENABLE is HIGH.



Selection Guide

		7C150-25	7C150-35
Maximum Access Time (ns)	Commercial	25	35
Waximum Access Time (iis)	Military		35
Maximum Operating Current (mA)	Commercial	120	90
Maximum Operating Current (IIIA)	Military		120



Maximum Ratings

(Above which the useful life may be impaired)
Storage Temperature $\dots -65^{\circ}C$ to $+150^{\circ}C$
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage to Ground Potential (Pin 20 to Pin 10)0.5V to $+7.0V$
DC Voltage Applied to Outputs in High Z State0.5V to +7.0V
DC Input Voltage $\dots -3.0V$ to $+7.0V$

Static Discharge Voltage(Per MIL-STD-883 Method 3015.2)	. > 2001V
Latch-up Current	> 200 mA

Operating Range

Range	Ambient Temperature	v _{cc}
Commercial	0°C to +70°C	5V ± 10%
Military[1]	-55°C to +125°C	5V ± 10%

Electrical Characteristics Over Operating Range

Output Current into Outputs (Low)20 mA

D	D	Total Conditions		7C150-25		7C150-35		***	
Parameters	Description Test Conditions		naitions	Min.	Max.	Min.	Max.	Units	
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH}$	$I = -4.0 \mathrm{mA}$	2.4		2.4		v	
V _{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL}$	= 12.0 mA		0.4		0.4	v	
V _{IH}	Input High Voltage			2.0	v_{cc}	2.0	v_{cc}	v	
v_{IL}	Input Low Volage			-3.0	0.8	-3.0	0.8	V	
I _{IX}	Input Load Current	$GND \le V_I \le V_{CC}$		-10	+10	-10	+ 10	μΑ	
I _{OZ}	Output Leakage Current	$GND \le V_O \le V_{CC}$ Output Disabled		-50	+ 50	-50	+ 50	μΑ	
Ios	Output Short ^[2]	$V_{CC} = Max., V_{OUT} = GND$			-300		-300	mA	
T	V _{CC} Operating	V _{CC} = Max.	Commercial		120		90		
I_{CC}	Supply Current	$I_{OUT} = 0 \text{ mA}$		Military				120	mA


Capacitance^[3]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz}, V_{CC} = 5.0V$	5	pF
C _{OUT}	Output Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz}, V_{CC} = 5.0V$	7	pF

Notes:

- 1. Extended temperature operation guaranteed with 400 linear feet per minute of air flow.
- 2. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- Tested on a sample basis.

AC Test Loads and Waveforms



Equivalent To:

THÉVENIN EQUIVALENT

125 Ω OUTPUT O 0 1.90 V



Switching Characteristics Over Operating Range

Parameters	Description	7C1	50-25	7C1	50-35	Units
Parameters	Description	Min.	Max.	Min.	Max.	Umis
READ CYCLE	C					
t _{RC}	Read Cycle Time	25		35		ns
t _{AA}	Address to Data Valid		25		35	ns
tOHA	Output Hold from Address Change	3		3		ns
t _{ACS}	CS LOW to Data Valid		15		20	ns
tLZCS	CS LOW to Low Z ^[6]	0		0		ns
tHZCS	CS HIGH to High Z ^[5,6]	0	20	0	25	ns
tDOE	OE LOW to Data Valid		15		20	ns
tLZOE	OE LOW to Low Z ^[6]	0		0		ns
tHZOE	OE HIGH to High Z ^[5,6]	0	20	0	25	ns
WRITE CYCI	E[7]					
twc	Write Cycle Time	25		35		ns
tscs	CS LOW to Write End	15		20		ns
t _{AW}	Address Set-up to Write End	20		30		ns
tha	Address Hold from Write End	5		5		ns
t _{SA}	Address Set-up to Write Start	5		5		ns
tpwE	WE Pulse Width	15		20		ns
t _{SD}	Data Set-up to Write End	15		20		ns
t _{HD}	Data Hold from Write End	5		5		ns
tLZWE	WE HIGH to Low Z ^[6]	0		0		ns
tHZWE	WE LOW to High Z ^[5,6]	0	20	0	25	ns
RESET CYCL	Æ	<u> </u>		<u> </u>		
trrc	Reset Cycle Time	50		70		ns
tsar	Address Valid to Beginning of Reset	0		0		ns
tswer	Write Enable HIGH to Beginning of Reset	0		0		ns
tscsr	Chip Select LOW to Beginning of Reset	0		0		ns
tpr	Reset Pulse Width	20		30		ns
tHCSR	Chip Select Hold after End of Reset	0		0		ns
thwer	Write Enable Hold after End of Reset	30		40		ns
thar	Address Hold after End of Reset	30		40		ns
tLZR	Reset HIGH to Output in Low Z ^[6]	0		0		ns
thzr	Reset LOW to Output in High Z ^[5,6]	0	20	0	25	ns

Notes:

8. WE is high for read cycle.

9. Device is continuously selected, \overline{CS} and $\overline{OE} = V_{IL}$.

^{4.} Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading of the specified I_{OL}/I_{OH} and 30 pF load capacitance.

^{5.} tHzCs, tHzOE, tHzR and tHzWE are tested with $C_L=5$ pF as in Figure 1b. Transition is measured ± 500 mV from steady state voltage.

^{6.} At any given temperature and voltage condition, t_{HZ} is less than t_{LZ} for all devices. These parameters are sampled and not 100% tested.


^{7.} The internal write time of the memory is defined by the overlap of CS low and WE low. Both signals must be low to initiate a write and either signal can terminate a write by going high. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.

^{10.} Address valid prior to or coincident with $\overline{\text{CS}}$ transition low.




Switching Waveforms


Read Cycle No. 1 (Notes 8, 9)



Read Cycle No. 2 (Notes 8, 10)




Write Cycle No. 1 (WE Controlled) (Note 7)





Switching Waveforms (Continued)


Write Cycle No. 2 (CS Controlled) (Note 7)



Note: If $\overline{\text{CS}}$ goes high simultaneously with $\overline{\text{WE}}$ high, the output remains in a high impedance state.

0028-10

Reset Cycle





Ordering Information

Speed	Ordering Code	Package	Operating
(ns)		Type	Range
25	CY7C150-25PC	P13	Commercial
	CY7C150-25DC	D14	Commercial
35	CY7C150-35PC	P13	Commercial
	CY7C150-35DC	D14	Commercial
	CY7C150-35DMB	D14	Military



16,384 x 1 Static R/W RAM

Features

- Automatic power-down when deselected
- CMOS for optimum speed/power
- High speed-25 ns
- Low active power
 275 mW (commercial)
 275 mW (military)
- Low standby power
 110 mW
- TTL compatible inputs and outputs
- Capable of withstanding greater than 2000V electrostatic discharge


Functional Description

The CY7C167 is a high performance CMOS static RAM organized as 16,384 x 1 bits. Easy memory expansion is provided by an active LOW chip enable (CE) and three-state drivers. The CY7C167 has an automatic power-down feature, reducing the power consumption by 83% when deselected.

Writing to the device is accomplished when the chip enable (\overline{CE}) and write enable (\overline{WE}) inputs are both LOW. Data on the input pin (DI) is written into the memory location specified on the address pins $(A_0$ through $A_{13})$.

Reading the device is accomplished by taking the chip enable (\overline{CE}) LOW, while write enable (\overline{WE}) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the data output (DO) pin.

The output pin stays in high impedance state when chip enable (CE) is HIGH or write enable (WE) is LOW.



Selection Guide

		7C167-25	7C167-35	7C167-45
Maximum Access Time (ns)		25	35	45
Maximum Operating Current (mA)	Commercial	70	70	50
	Military		70	50
Maximum Standby Current (mA)	Commercial	20	20	15
	Military		20	20



(Above which the useful life may be impaired)
Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage to Ground Potential (Pin 20 to Pin 10)0.5V to +7.0V
DC Voltage Applied to Outputs in High Z State0.5V to +7.0V
DC Input Voltage 3.0V to + 7.0V
Output Current into Outputs (Low)20 mA

Static Discharge Voltage(Per MIL-STD-883 Method 3015.2)	>2001V
Latch-up Current	200 mA

Operating Range

Range	Ambient Temperature	v _{cc}
Commercial	0°C to +70°C	5V ± 10%
Military ^[1]	-55°C to +125°C	5V ± 10%

Electrical Characteristics Over Operating Range

Parameters	Description	Description Test Conditions		7C167-25, 3		35 7C167-45		Units	
1 ai ameters	Description	1 est Colluttions		Min.	Max.	Min.	Max.	Omts	
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0 \text{ mA}$		2.4		2.4		V	
V _{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 12.0 \text{ mA}$			0.4		0.4	V	
V _{IH}	Input High Voltage			2.0	V _{CC}	2.0	V _{CC}	V	
V _{IL}	Input Low Voltage		-3.0	0.8	-3.0	0.8	V		
I _{IX}	Input Load Current	$GND \le V_I \le V_{CC}$			+ 10	-10	+ 10	μΑ	
I _{OZ}	Output Leakage Current	GND ≤ V _O ≤ V _{CC} Output Disabled		-50	+ 50	-50	+ 50	μΑ	
Ios	Output Short ^[2] Circuit Current	$V_{CC} = Max., V_{OUT} = GND$	$V_{CC} = Max., V_{OUT} = GND$		-350		-350	mA	
I _{CC}	V _{CC} Operating	$V_{CC} = Max.$	Commercial		70		50	mA	
100	Supply Current	$I_{OUT} = 0 \text{ mA}$	Military*		70		50		
I _{SB}	Automatic CE[3]	Max. V _{CC} ,	Commercial		20		15	mA	
-2B	Power Down Current	Power Down Current $\overline{CE} \ge V_{IH}$	$\overline{CE} \geq V_{IH}$	Military*		20		20	шл

^{* -35} and -45 only


Capacitance^[4]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz}$	4	
Cout	Output Capacitance	$V_{CC} = 5.0V$	6	pF
C _{CE}	Chip Enable Capacitance		5	


Notes:


- Extended temperature operation guaranteed with 400 linear feet per minute of air flow.
- 2. Duration of the short circuit should not exceed 30 seconds.

AC Test Loads and Waveforms



- 3. A pull-up resistor to V_{CC} on the \overline{CE} input is required to keep the device deselected during V_{CC} power-up, otherwise I_{SB} will exceed values given. 4. Tested on a sample basis.







Switching Characteristics Over Operating Range^[5]


D	Description	7C167-25		7C167-35		7C167-45		TT*4
Parameters	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
READ CYCL	E							
t _{RC}	Read Cycle Time (Commercial)	25		30		40		ns
tRC	Read Cycle Time (Military)			35		40		ns
t _{AA}	Address to Data Valid (Commercial)		25		30		40	ns
t _{AA}	Address to Data Valid (Military)				35		40	ns
toha	Data Hold from Address Change	3		3		3		ns
tACE	CE LOW to Data Valid		25		35		45	ns
tLZCE	CE LOW to Low Z ^[7]	5		5		5		ns
tHZCE	CE HIGH to High Z ^[6, 7]		15		20		25	ns
tpU	CE LOW to Power Up	0		0		0		ns
tPD	CE HIGH to Power Down		20		25		30	ns
WRITE CYC	TE[8]		·					
twc	Write Cycle Time	25		30		40		ns
tsce	CE LOW to Write End	25		30		40		ns
t _{AW}	Address Set-up to Write End	25		30		40		ns
tHA	Address Hold from Write End	0		0		0		ns
tsa	Address Set-up to Write Start	0		0		0		ns
tpwE	WE Pulse Width	15		20		20		ns
t _{SD}	Data Set-up to Write End	15		15		15		ns
tHD	Data Hold from Write End	0		0		0		ns
tHZWE	WE LOW to High Z ^[6, 7]	0	15	0	20	0	20	ns
tLZWE	WE HIGH to Low Z ^[7]	0	15	0	20	0	25	ns

Notes:

- 5. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading of the specified $I_{\rm OL}/I_{\rm OH}$ and 30 pF load capacitance.
- 6. t_{HZCE} and t_{HZWE} are tested with $C_L = 5$ pF as in Figure 1b. Transition is measured ± 500 mV from steady state voltage.
- 7. At any given temperature and voltage condition, $t_{\rm HZ}$ is less than $t_{\rm LZ}$ for all devices. These parameters are sampled and not 100% tested.
- 8. The internal write time of the memory is defined by the overlap of CE low and WE low. Both signals must be low to initiate a write and either signal can terminate a write by going high. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
- 9. WE is high for read cycle.
- 10. Device is continuously selected, $\overline{CE} = V_{IL}$.
- 11. Address valid prior to or coincident with \overline{CE} transition low.

Switching Waveforms


Read Cycle No. 1 (Notes 9, 10)






Switching Waveforms (Continued)


Read Cycle No. 2 (Notes 9, 11)



Write Cycle No. 1 (WE Controlled) (Note 8)




Write Cycle No. 2 (CE Controlled) (Note 8)





Note: If \overline{CE} goes high simultaneously with \overline{WE} high, the output remains in a high impedance state.





Typical DC and AC Characteristics


























Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range	
25	CY7C167-25PC	P5	Commercial	
	CY7C167-25DC	D6		
	CY7C167-25LC	L51		
35	CY7C167-35PC	P5	Commercial	
	CY7C167-35DC	D6		
	CY7C167-35LC	L51		
	CY7C167-35DMB	D6	Military	
	CY7C167-35LMB	L51		
45	CY7C167-45PC	P5	Commercial	
	CY7C167-45DC	D6		
	CY7C167-45LC	L51		
	CY7C167-45DMB	D6	Military	
	CY7C167-45LMB	L51]	

Bit Map



0017-12

Address Designators

Address Name	Address Function	Pin Number		
A 0	X ₀	16		
A 1	X ₃	17		
A ₂	X4	18		
A3	\mathbf{x}_1	19		
A4	X ₂	1		
A ₅	X5	2		
A ₆	X ₆	3		
A ₇	Y3	4		
A8	Y4	5		
A ₉	Y ₀	6		
A ₁₀	Y ₁	7		
A ₁₁	Y ₂	8		
A ₁₂	Y ₅	14		
A ₁₃	Y ₆	15		



4096 x 4 Static R/W RAM

Features

- Automatic power-down when deselected (7C168)
- CMOS for optimum speed/ power
- High Speed
 25 ns t_{AA}
 - 15 ns t_{ACE} (7C169)
- Low active power
 385 mW (commercial)
 - 385 mW (commercial) — 385 mW (military)
- Low standby power (7C168)
 110 mW
- TTL compatible inputs and outputs

 Capable of withstanding greater than 2000V electrostatic discharge

Functional Description


The CY7C168 and CY7C169 are high performance CMOS static RAMs organized as 4096 x 4 bits. Easy memory expansion is provided by an active LOW chip enable (CE) and three-state drivers. The CY7C168 has an automatic power-down feature, reducing the power consumption by 85% when deselected.

Writing to the device is accomplished when the chip enable (\overline{CE}) and write

enable (WE) inputs are both LOW. Data on the four input/output pins (I/O₀ through I/O₃) is written into the memory location specified on the address pins (A₀ through A₁₁).

Reading the device is accomplished by taking chip enable (\overline{CE}) LOW, while write enable (\overline{WE}) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the four data I/O pins.

The I/O pins stay in high impedance state when chip enable (\overline{CE}) is HIGH, or write enable (\overline{WE}) is LOW.



Selection Guide

		7C168-25	7C168-35	7C168-45	7C169-25	7C169-35	7C169-40
Maximum Access Time (ns)		25	35	45	25	35	40
Maximum Operating	Commercial	90	90	70	90	90	70
Current (mA)	Military		90	70		90	70
Maximum Standby	Commercial	20	20	15			
Current (mA)	Military		20	20			



Maximum Ratings

(Above which the useful life may be impaired)
Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage to Ground Potential (Pin 20 to Pin 10)
DC Voltage Applied to Outputs in High Z State0.5V to +7.0V

Static Discharge Voltage	>2001V
(Per MIL-STD-883 Method 3015.2)	
Latch-up Current	. > 200 mA

Operating Range

Range	Ambient Temperature	v _{cc}
Commercial	0°C to +70°C	5V ± 10%
Military[1]	-55°C to +125°C	5V ± 10%

Electrical Characteristics Over Operating Range

Parameters	Description	Test Conditions			-25, -35 -25, -35	1		Units
				Min.	Max.	Min.	Max.	
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} =$	-4.0 mA	2.4		2.4		v
V _{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} =$	8.0 mA		0.4		0.4	v
V _{IH}	Input HIGH Voltage			2.0	V _{CC}	2.0	V _{CC}	v
V _{IL}	Input LOW Voltage			-3.0	0.8	-3.0	0.8	v
I _{IX}	Input Load Current	$GND \le V_I \le V_{CC}$		-10	+ 10	-10	-10	μΑ
Ioz	Output Leakage Current	$GND \leq V_O \leq V_{CC}$	Output Disabled	-50	+ 50	-50	- 50	μΑ
Ios	Output Short Circuit Current ^[2]	$V_{CC} = Max., V_{OUT}$	= GND		-350		-350	mA
T	V _{CC} Operating	$V_{CC} = Max.$	Commercial		90		70	mA
Icc	Supply Current	$I_{OUT} = 0 \text{ mA}$	Military*		90		70	11121
_	Automatic CE	Max. V _{CC} ,	Commercial		20		15	mA
I _{SB} ₁	Power Down Current	$CE \ge V_{IH}$	Military*		20		20	11174
_	Automatic CE	Max. V _{CC} ,	Commercial		11		11	mA
I _{SB2}	Power Down Current	$CE \ge V_{CC} - 0.3V$	Military*		20		20	IIIA


^{*-35} and -45 only

Capacitance^[3]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz}, V_{CC} = 5.0V$	4	pF
C _{OUT}	Output Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz}, V_{CC} = 5.0V$	7	pF

Notes:

AC Test Loads and Waveforms



Equivalent to: THÉVENIN EQUIVALENT

167\(\Omega\)
OUTPUT O \(\text{\$\exititt{\$\text{\$\text{\$\text{\$\text{\$\text{\$\texi{\$\text{\$\text{\$\text{\$\text{\$\text{\$\texi\\$\$\$\text{\$\text{\$\text{\$\text{\$\text{

Extended temperature operation guaranteed with 400 linear feet per minute of air flow.

^{2.} Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.

^{3.} Tested on a sample basis.



Switching Characteristics Over Operating Range^[4]


Parameters	Description			68-25 69-25		68-35 69-35	7C1	69-40	7C1	68-45	Units
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
READ CYC	LE										
t _{RC}	Read Cycle Time		25		35		40		45		ns
t _{AA}	Address to Data Valid			25		35		40		45	ns
toha	Output Hold from Address	Change	3		3		3		3		ns
tACE	CE LOW to Data Valid	7C168		25		35				45	ns
TACE	CD DO W to Data vand	7C169		15		25		25			ns
tLZCE	CE LOW to Low Z[6]		5		5		5		5		ns
tHZCE	CE HIGH to High Z ^[5, 6]			15		20		20		25	ns
tpU	CE LOW to Power Up (7C168)		0		0				0		ns
tPD	CE HIGH to Power Down (7C168)		25		25				30	ns
tRCS	Read Command Set-up		0		0		0		0		ns
trch	Read Command Hold		0		0		0		0		ns
WRITE CYC	CLE[7]										
twc	Write Cycle Time		25		35		40		40		ns
tSCE	CE LOW to Write End		25		35		30		35		ns
t _{AW}	Address Set-up to Write End	1	20		30		40		35		ns
tHA	Address Hold from Write E	nd	0		0		0		0		ns
tSA	Address Set-up to Write Start		0		0		0		0		ns
tpwE	WE Pulse Width		20		30		35		35		ns
t _{SD}	Data Set-up to Write End		10		15		15		15		ns
tHD	Data Hold from Write End		0		0		3		3		ns
tLZWE	WE HIGH to Low Z ^[6]		6		6		6		6		ns
tHZWE	WE LOW to High Z ^[5, 6]			10		15		20		20	ns

Notes:

- 4. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading of the specified I_{OL}/I_{OH} and 30 pF load capacitance.
- thzce and thzwe are tested with C_L = 5 pF as in Figure 1b. Transition is measured ± 500 mV from steady state voltage.
- At any given temperature and voltage condition, t_{HZ} is less than t_{LZ} for all devices. These parameters are sampled and not 100% tested.
- 7. The internal write time of the memory is defined by the overlap of CE low and WE low. Both signals must be low to initiate a write and either signal can terminate a write by going ligh. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
- 8. WE is high for read cycle.
- 9. Device is continuously selected, $\overline{CE} = V_{IL}$.
- 10. Address valid prior to or coincident with \overline{CE} transition low.

Switching Waveforms

Read Cycle No. 1 (Notes 8, 9)




0021-7




Switching Waveforms (Continued)


Read Cycle (Notes 8, 10)



Write Cycle No. 1 (WE Controlled) (Note 7)





Write Cycle No. 2 (CE Controlled) (Note 7)








Typical DC and AC Characteristics























0021-11



Ordering Information


Speed (ns)	Ordering Code	Package Type	Operating Range
25	CY7C168-25PC	P5	Commercial
	CY7C168-25DC	D6	
	CY7C168-25LC	L51	
35	CY7C168-35PC	P5	Commercial
	CY7C168-35DC	D6	
	CY7C168-35LC	L51	
	CY7C168-35DMB	D6	Military
	CY7C168-35LMB	L51	
45	CY7C168-45PC	P5	Commercial
	CY7C168-45DC	D6	
	CY7C168-45LC	L51	
	CY7C168-45DMB	D6	Military
	CY7C168-45LMB	L51	

Speed (ns)	Ordering Code	Package Type	Operating Range
25	CY7C169-25PC	P5	Commercial
	CY7C169-25DC	D6	
	CY7C169-25LC	L51	
35	CY7C169-35PC	P5	Commercial
	CY7C169-35DC	D6	
	CY7C169-35LC	L51	l
	CY7C169-35DMB	D6	Military
	CY7C169-35LMB	L51	
40	CY7C169-40PC	P5	Commercial
	CY7C169-40DC	D6	
	CY7C169-40LC	L51	
	CY7C169-40DMB	D6	Military
	CY7C169-40LMB	L51	

Address Designators

Address Name	Address Function	Pin Number
A 0	X ₀	16
\mathbf{A}_1	X ₃	17
A ₂	X4	18
A ₃	X ₁	19
A4	X ₂	1
A ₅	X5	2
A ₆	X ₆	3
A ₇	Y ₃	4
A ₈	Y ₄	5
A 9	Y ₀	6
A ₁₀	Y ₁	7
A ₁₁	Y ₂	8

Bit Map



0021-12



4096 x 4 Static R/W RAM

Features

- CMOS for optimum speed/power
- High speed
 35 ns t_{AA}
- 25 ns t_{ACE}

 Low active power
 495 mW (commercial)
 - 660 mW (military)
- TTL compatible inputs and outputs
- Capable of withstanding greater than 2000V electrostatic discharge
- Output enable


Functional Description

The CY7C170 is a high performance CMOS static RAM organized as 4096 x 4 bits. Easy memory expansion is provided by an active LOW chip select (CS), an active LOW output enable (OE), and three-state drivers.

Writing to the device is accomplished when the chip enable (\overline{CS}) and write enable (\overline{WE}) inputs are both LOW. Data on the four input/output pins (I/O₀ through I/O₃) is written into the memory location specified on the address pins (A₀ through A₁₁).

Reading the device is accomplished by taking chip select (CS) and output enable (OE) LOW, while write enable (WE) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the four data I/O pins.

The I/O pins stay in high impedance state when chip select ($\overline{\text{CS}}$) or output enable ($\overline{\text{OE}}$) is HIGH, or write enable ($\overline{\text{WE}}$) is LOW.



Selection Guide

		7C170-35	7C170-45
Maximum Access Time (ns)		35	45
Maximum Operating	Commercial	90	90
Current (mA)	Military	120	120



Maximum Ratings

(Above which the useful life may be impaired)

Storage Temperature — -65°C to +150°C

Ambient Temperature with
Power Applied — -55°C to +125°C

Supply Voltage to Ground Potential
(Pin 20 to Pin 10) — -0.5V to +7.0V

DC Voltage Applied to Outputs
in High Z State — -0.5V to +7.0V

DC Input Voltage — -3.0V to +7.0V

Static Discharge Voltage>2 (Per MIL-STD-883 Method 3015.2)	001V
Latch-up Current>20	0 mA

Operating Range

Range	Ambient Temperature	v _{cc}
Commercial	0°C to +70°C	5V ± 10%
Military ^[1]	-55°C to +125°C	5V ± 10%

Electrical Characteristics Over Operating Range

Output Current into Outputs (Low)20 mA

Parameters	Description	Test Cone	Test Conditions		7C170	
1 ai ainetei s	Description	Test Conditions		Min.	Max.	Units
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} =$	-4.0 mA	2.4		V
V _{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} =$	8.0 mA		0.4	V
V _{IH}	Input HIGH Voltage			2.0	v_{cc}	V
V _{IL}	Input LOW Voltage			-3.0	0.8	V
I _{IX}	Input Load Current	$GND \le V_I \le V_{CC}$		-10	+10	μΑ
I _{OZ}	Output Leakage Current	$GND \le V_O \le V_{CC}$ Output Disabled			+ 50	μΑ
I _{OS}	Output Short ^[2] Circuit Current	$V_{CC} = Max., V_{OUT} = GND$			-350	mA
I _{CC}	V _{CC} Operating	$V_{CC} = Max.$	Commercial		90	mA
100	Supply Current	$I_{OUT} = 0 \text{ mA}$	Military		120	11125

Capacitance^[3]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 MHz$	4	pF
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	7] Pi

Notes:

- Extended temperature operation guaranteed with 400 linear feet per minute of air flow.
- Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- 3. Tested on a sample basis.

AC Test Loads and Waveforms







Figure 1b

3.0 V 90% 90% 90% 90% 90% Figure 2

Equivalent to:





Switching Characteristics Over Operating Range^[4]


Parameters	Description	7C1	70-35	7C17	70-45	Units
1 at ameters	Description	Min.	Max.	Min.	Max.	CIIIG
READ CYCLE						
t _{RC}	Read Cycle Time	35		45		ns
t _{AA}	Address to Data Valid		35		45	ns
tOHA	Data Hold from Address Change	3		3		ns
t _{ACS}	CS Low to Data Valid		25		30	ns
tDOE	OE LOW to Data Valid		15		20	ns
tLZOE	OE LOW to Low Z	0		0		ns
tHZOE	OE HIGH to High Z ^[5]		15		15	ns
tLZCS	CS LOW to Low Z ^[6]	5		5		ns
tHZCS	CE HIGH to High Z ^[5, 6]		20		25	ns
WRITE CYCL	E[7]					
twc	Write Cycle Time	35		40		ns
tscs	CS LOW to Write End	35		35		ns
t _A w	Address Set-up to Write End	30		35		ns
t _{HA}	Address Hold from Write End	0		0		ns
t _{SA}	Address Set-up to Write Start	0		0		ns
tPWE	WE Pulse Width	30		35		ns
t _{SD}	Data Set-up to Write End	15		15		ns
tHD	Data Hold from Write End	0		3		ns
tHZWE	WE LOW to High Z		15		20	ns
tLZWE	WE HIGH to Low Z	6		6		ns

Notes:

- 4. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading of the specified I_{OL}/I_{OH} and 30 pF load capacitance.
- 5. t_{HZOE} , t_{HZCS} and t_{HZWE} are tested with $C_L = 5$ pF as in Figure 1b. Transition is measured ± 500 mV from steady state voltage.
- At any given temperature and voltage condition, t_{HZCS} is less than t_{LZCS} for all devices. These parameters are sampled and not 100% tested.
- 7. The internal write time of the memory is defined by the overlap of CS low and WE low. Both signals must be low to initiate a write and either signal can terminate a write by going high. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
- 8. \overline{WE} is high for read cycle.
- 9. Device is continuously selected, $\overline{CS} = V_{IL}$ and $\overline{OE} = V_{IL}$.
- 10. Address valid prior to or coincident with $\overline{\text{CE}}$ transition low.

Switching Waveforms

Read Cycle No. 1 (Notes 8, 9)




0037-11




Switching Waveforms (Continued)


Read Cycle No. 2 (Notes 8, 10)



Write Cycle No. 1 (WE Controlled) (Note 7)



Write Cycle No. 2 (CS Controlled) (Note 7)




Note: If \overline{CS} goes high simultaneously with \overline{WE} high, the output remains in a high impedance state.



Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
35	CY7C170-35PC	P9	Commercial
	CY7C170-35 DC	D10	
	CY7C170-35 DMB	D10	Military
45	CY7C170-45PC	P9	Commercial
	CY7C170-45 DC	D10	
	CY7C170-45DMB	D10	Military

Bit Map



0037-10

Address Designators

Address Name	Address Function	Pin Number
A 0	X ₀	18
A_1	X ₃	19
A ₂	X4	20
A3	\mathbf{x}_{1}	21
A4	X ₂	1
A5	X5	2
A ₆	X ₆	3
A ₇	Y3	4
A ₈	Y4	5
A 9	Y ₀	6
A ₁₀	Y ₁	7
A ₁₁	Y ₂	8



65,536 x 1 Static R/W RAM

Features

- Automatic power-down when deselected
- CMOS for optimum speed/ power
- High speed 25 ns
- Low active power
 633 mW (commercial)
 - 688 mW (military)
- Low standby power
 110 mW
- TTL compatible inputs and outputs
- Capable of withstanding greater than 2000V electrostatic discharge

Functional Description


The CY7C187 is a high performance CMOS static RAM organized as 65,536 x 1 bits. Easy memory expansion is provided by an active LOW chip enable (CE) and three-state drivers. The CY7C187 has an automatic power-down feature, reducing the power consumption by 85% when deselected.

Writing to the device is accomplished when the chip enable (\overline{CE}) and write enable (\overline{WE}) inputs are both LOW. Data on the input pin (DI) is written into the memory location specified on the address pins $(A_0 \text{ through } A_{15})$.

Reading the device is accomplished by taking the chip enable (\overline{CE}) LOW,

while write enable (WE) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the data output (DO) pin.

The output pin stays in high impedance state when chip enable (CE) is HIGH or write enable (WE) is LOW.



Selection Guide

		7C187-35	7C187-45
Maximum Access	Commercial	35	45
Time (ns)	Military	35	45
Maximum Operating	Commercial	115	115
Current (mA)	Military	125	125
Maximum Standby	Commercial	20	20
Current (mA)	Military	30	30



16 x 4 Static R/W RAM

Features

- Fully decoded, 16 word x 4-bit high speed CMOS RAMs
- Inverting outputs CY7C189
- Non-inverting outputs CY7C190
- High speed
 - 18 ns and 25 ns commercial
 - 25 ns military
- Low power
 - 303 mW at 25 ns
 - 495 mW at 18 ns
- Power supply 5V $\pm 10\%$
- Advanced high speed CMOS processing for optimum speed/power product
- Capable of withstanding greater than 2000V static discharge
- Three-state outputs
- TTL compatible interface levels

Functional Description


The CY7C189 and CY7C190 are extremely high peformance 64-bit static RAMs organized as 16 words x 4-bits. Easy memory expansion is provided by an active LOW chip select (CS) input and three-state outputs. The devices are provided with inverting (CY7C189) and non-inverting (CY7C190) outputs.

An active LOW write enable (\overline{WE}) signal controls the writing and reading of the memory. When the write enable (\overline{WE}) and chip select (\overline{CS}) are both LOW the information on the four data inputs (D_0-D_3) is written into the location addressed by the information on the address lines (A_0-A_3). The outputs are preconditioned such that the cor-

rect data is present at the data outputs (O_0-O_3) when the write cycle is complete. This precondition operation insures minimum write recovery times by eliminating the "write recovery glitch".

Reading is accomplished with an active LOW on the chip select line (CS) and a HIGH on the write enable (WE) line. The information stored is read out from the addressed location and presented at the outputs in inverted (CY7C189) or non-inverted (CY7C190) format.

During the write operation or when the chip select line is HIGH the four outputs of the memory go to an inactive high impedance state.



Selection Guide

		7C189-18 7C190-18	7C189-25 7C190-25
Maximum Access Time (ns)	Commercial	18	25
Waxiiidiii Access Tiiic (iis)	Military	_	25
Maximum Operating Current (mA)	Commercial	90	55
Waximum Operating Current (in A)	Military		70



Maximum Ratings

(Above which the useful life may be impaired)
Storage Temperature $\dots -65^{\circ}$ C to $+150^{\circ}$ C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage to Ground Potenial (Pin 16 to Pin 8)0.5V to +7.0V
DC Voltage Applied to Outputs in High Z State0.5V to +7.0V
DC Input Voltage 3.0V to + 7.0V
Output Current, into Outputs (Low)20 mA

Static Discharge Voltage>2001V (per MIL-STD-883 Method 3015.2)	r
Latchup Current>200 mA	L

Operating Range

Range	Ambient Temperature	v _{cc}
Commercial	0°C to +70°C	5V ± 10%
Military[1]	-55°C to +125°C	5V ± 10%

Electrical Characteristics Over the Operating Range

Parameters	Description	Test Conditions		7C189-15 7C190-15		7C189-25 7C190-25		Units
	-			Min.	Max.	Min.	Max.	Ì
V _{OH}	Output HIGH Voltage	V _{CC} = Min., I _{OH} =	5.2 mA	2.4		2.4		v
V _{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 1$	16.0 mA		0.45		0.45	v
V _{IH}	Input HIGH Voltage			2.0	V _{CC}	2.0	V _{CC}	v
v_{IL}	Input LOW Voltage			-3.0	0.8	-3.0	0.8	v
I _{IX}	Input Leakage Current	$GND \leq V_I \leq V_{CC}$		-10	+ 10	-10	+ 10	μΑ
v_{CD}	Input Diode Clamp Voltage ^[2]							
I _{OZ}	Output Leakage Current	$GND \leq V_O \leq V_{CC}$		-40	+40	-40	+40	μΑ
Ios	Output Short Circuit Current ^[3]	$V_{CC} = Max., V_{OUT} = GND$			-90		-90	mA
I _{CC}	Power Supply Current	$V_{CC} = Max.,$	Commercial		90		55	mA
*CC	1 ower supply Current	$I_{OUT} = 0 \text{ mA}$	Military				70	mA

Capacitance^[5]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 MHz$	4	рF
Cout	Output Capacitance	$V_{CC} = 5.0V$	7	pr.

Notes:

- Extended temperature operation guaranteed with 400 linear feet per minute of air flow.
- The CMOS process does not provide a clamp diode. However the CY7C189 and CY7C190 are insensitive to -3V dc input levels and -5V undershoot pulses of less than 5 ns (measured at 50% points).
- Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- 4. Output is preconditioned to data in (inverted or non-inverted) during write to insure correct data is present on all outputs when write is terminated. (No write recover glitch).
- 5. Tested on a sample basis.




Switching Characteristics Over the Operating Range^[6]

Parameter	Description	Test	7C189-15 7C190-15		89-25 90-25	Units	
	•	Conditions	Min.	Max.	Min.	Max.	
READ CYCI	LE			-			
tRC	Ready Cycle Time		18		25		ns
tACS	Chip Select to Output Valid	Note 9		12		15	ns
tHZCS	Chip Select Inactive to High Z	Note 8, 10		12		15	ns
tLZCS	Chip Select Active to Low Z			12		15	ns
toha	Output Hold from Address Change		5		5		ns
t _{AA}	Address Access Time	Note 9		18		25	ns
WRITE CYC	LE[7]						
twc	Write Cycle Time		15		20		ns
tHZWE	Write Enable Active to High Z	Note 8, 10		12		20	ns
tLZWE	Write Enable Inactive to Low Z			12		20	
tAWE	Write Enable Inactive to Output Valid	Note 9		12		20	ns
tpwE	Write Enable Pulse Width		15		20		ns
tSD	Data Setup to Write End		15		20		ns
tHD	Data Hold from Write End		0		0		ns
tsa	Address Setup to Write Start		0		0		ns
tha	Address Hold from Write End		0		0		ns

Notes:

- 6. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, output loading of the specified I_{OL}/I_{OH} and 30 pF load capacitance.
- 7. The internal write time of the memory is defined by the overlap of CS low and WE low. Both signals must be low to initiate a write and either signal can terminate a write by going high. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
- Transition is measured at steady state HIGH level 500 mV or steady state LOW level + 500 mV on the output from 1.5V level on the input.
- t_{AA}, t_{ACS} and t_{AWE} are tested with C_L = 30 pF as in Figure 1a. Timing is referenced to 1.5V on the inputs and outputs.
- 10. tHZCS and tHZWE are tested with $C_L = 5 \text{ pF}$ as in Figure 1b.

Bit Map



Address Designators

Address Name	Address Function	Pin Number
A 0	AX0	1
A 1	AX1	15
A ₂	AY0	14
A ₃	AY1	13



AC Test Loads and Waveforms





Figure 1a

Figure 1b


0011-7

THÉVENIN EQUIVALENT Equivalent to: OUTPUT O-

Read Mode



Write Mode





(All above measurements referenced to 1.5V.)


Timing diagram represents one solution which results in an optimum cycle time. Timing may be changed in various applications as long as the worst case limits are not violated.





Typical DC and AC Characteristics





















0011-11



Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
18	CY7C189-18PC CY7C190-18PC	P1	Commercial
	CY7C189-18DC CY7C190-18DC	D2	
	CY7C189-18LC CY7C190-18LC	L61	
25	CY7C189-25PC CY7C190-25PC	P1	
	CY7C189-25DC CY7C190-25DC	D2	
	CY7C189-25LC CY7C190-25LC	L61	
	CY7C189-25DMB CY7C190-25DMB	D2	Military
	CY7C189-25LMB CY7C190-25LMB	L61	

Pin Configuration





16 x 4 Static R/W RAM

Features

- Fully decoded, 16 word x 4-bit high speed CMOS RAMs
- Inverting outputs 27S03, 74S189, 54S189
- Non-inverting outputs 27S07
- High speed
 25 ns
- Low power
 495 mW
- Power supply 5V $\pm 10\%$
- Advanced high speed CMOS processing for optimum speed/ power product
- Capable of withstanding greater than 2000V static discharge
- Three-state outputs
- TTL compatible interface levels

Functional Description


These devices are high performance 64-bit static RAMs organized as 16 words x 4-bits. Easy memory expansion is provided by an active LOW chip select (CS) input and three-state outputs. The devices are provided with inverting and non-inverting outputs.

An active LOW write enable (\overline{WE}) signal controls the writing and reading of the memory. When the write enable (\overline{WE}) and chip select (\overline{CS}) are both LOW the information on the four data inputs (D_0-D_3) is written into the location addressed by the information on the address lines (A_0-A_3). The outputs are preconditioned such that the correct data is present at the data outputs (O_0-O_3) when the write cycle is complete. This preconditioning operation

insures minimum write recovery times by eliminating the "write recovery glitch".

Reading is accomplished with an active LOW on the chip select line (CS) and a HIGH on the write enable (WE) line. The information stored is read out from the addressed location and presented at the outputs in inverted or non-inverted format.

During the write operation or when the chip select line is HIGH the four outputs of the memory go to an inactive high impedance state.



Selection Guide (For higher performance and lower power refer to CY7C189/90 data sheet.)

		27S03A 27S07A	27S03, 27S07 74S189, 54S189
Maximum Access Time (ns)	Commercial	25	35
Waximum Access Time (iis)	Military	25	35
Maximum Operating Current (mA)	Commercial	90	90
	Military	100	100



Maximum Ratings

(Above which the useful life may be impaired)

Storage Temperature-65°C to +150°C

Ambient Temperature with

Power applied -55°C to +125°C

DC Voltage Applied to Outputs -0.5 v to +7.0°

Output Current, into Outputs (Low)20 mA

Static Discharge Voltage(per MIL-STD-883 Method 3015.2)	>2001 V
Latchup Current	>200 mA

Operating Range

Range	Ambient Temperature	V _{CC}
Commercial	0°C to +70°C	5V ± 10%
Military[1]	-55°C to +125°C	5V ± 10%

Electrical Characteristics Over the Operating Range

Parameters	Description	Test Conditions		Min.	Max.
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -$	-5.2 mA	2.4	
V _{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 1$	6.0 mA		0.45
V _{IH}	Input HIGH Voltage			2.0	V _{CC}
v_{iL}	Input LOW Voltage			-3.0	0.8
I _{IX}	Input Leakage Current	$GND \le V_I \le V_{CC}$		-10	+ 10
V _{CD}	Input Diode Clamp Voltage[2]				
I _{OZ}	Output Leakage Current	$GND \le V_0 \le V_{CC}$		-40	+40
Ios	Output Short Circuit Current [3]	V _{CC} = Max., V _{OUT} =	GND		-90
-	D 6 1 6	$V_{CC} = Max.,$	Commercial		90
I _{CC}	Power Supply Current	$I_{OUT} = 0 \text{ mA}$	Military		100

Capacitance^[5]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz}$	4	
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	7	pF

Notes:

- Extended temperature operation guaranteed with 400 linear feet per minute of air flow.
- The CMOS process does not provide a clamp diode. However these
 devices are insensitive to -3V dc input levels and -5V undershoot
 pulses of less than 5 ns (measured at 50% points).
- 3. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- 4. Output is precoditioned to data in (inverted or non-inverted) during write to insure correct data is present on all outputs when write is terminated. (No write recovery glitch.)
- 5. Tested on a sample basis.




Switching Characteristics Over the Operating Range^[6]

Parameters	Description		27S03A 27S07A		27S03 27S07		74S189 54S189	
	_	Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLI	E							
t _{RC}	Read Cycle Time	25		35		35		ns
t _{AA}	Address to Data Valid		25		35		35	ns
tACS	CS Low to Data Valid		15		17		22	ns
tHZCS	CS HIGH to High Z[8, 10]		15		20		17	ns
WRITE CYCI	E[6, 7]							
twc	Write Cycle Time	25		35		35		ns
tsa	Address Set-up to Write Start	0		0		0		ns
tHA	Address Hold from Write End	0		0		0		ns
tscs	CS Set-up to Write Start					0		ns
tHCS	CS Hold from Write End					0		ns
t _{SD}	Data Set-up to Write Start	20		25		20		ns
t _{HD}	Data Hold from Write End	0		0		0		ns
tPWE	WE Pulse Width	20		25		20		ns
tHZWE	WE LOW to High Z ^[8, 10]		20		25		20	ns
tAWE	WE HIGH to Output Valid		20		35		30	ns

Notes

- Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, output loading of the specified I_{OL}/I_{OH} and 30 pF load capacitance.
- 7. The internal write time of the memory is defined by the overlap of CS low and WE low. Both signals must be low to intiate a write and either signal can terminate a write by going high. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
- Transition is measured at steady state HIGH level -500 mV or steady state LOW level +500 mV on the output from 1.5V level on the input.
- 9. t_{AA} , t_{ACS} and t_{AWE} are tested with $C_L=30$ pF as in Figure 1a. Timing is referenced to 1.5V on the inputs and outputs.
- 10. t_{HZCS} and t_{HZWE} are tested with $C_L = 5 pF$ as in Figure 1b.

Bit Map




Address Designators

Address Name	Address Function	Pin Number			
\mathbf{A}_{0}	AX0	1			
A ₁	AX1	15			
A ₂	AY0	14			
A3	AY1	13			




AC Test Loads and Waveforms




Equivalent to: THÉVENIN EQUIVALENT
OUTPUT O 92\(\frac{1}{2}\) 0 1.92\(\frac{1.92\(\frac{1}{2}\)}{2}\)

0006-5

Read Mode



Write Mode



(All above measurements referenced to 1.5V)

Note: Timing diagram represents one solution which results in optimum cycle time. Timing may be changed in various applications as long as the worst case limits are not violated.



Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
25	CY27S03APC CY27S07APC	P1	Commercial
	CY27S03ADC CY27S07ADC	D2	
	CY27S03ADMB CY27S07ADMB	D2	Military
35	CY27S03PC CY27S07PC CY74S189PC	P1	Commercial
	CY27S03DC CY27S07DC CY74S189DC	D2	
	CY27S03DMB CY27S07DMB CY54S189DMB	D2	Military



256 x 4 Static R/W RAM

Features

- 256 x 4 static RAM for control stores in high speed computer
- Processed with high speed CMOS for optimum speed/power
- Separate inputs and outputs
- Low power
 - Standard power: 660 mW (commercial) 715 mW (military)
 - Low power:440 mW (commercial)495 mW (military)
- 5 volt power supply ±10% tolerance both commercial and military
- Capable of withstanding greater than 2000V static discharge

Functional Description


The CY93422 is a high performance CMOS static RAM organized as 256 x 4 bits. Easy memory expansion is provided by an active LOW chip select one (\overline{CS}_1) input, an active HIGH chip select two (CS_2) input, and three-state outputs.

An active LOW write enable input (\overline{WE}) controls the writing/reading operation of the memory. When the chip select one (\overline{CS}_1) and write enable (\overline{WE}) inputs are LOW and the chip select two (CS_2) input is HIGH, the information on the four data inputs D_0 to D_3 is written into the addressed memory word and the output circuitry is preconditioned so that the correct data is present at the outputs when the write cycle is complete. This preconditioning

operation insures minimum write recovery times by eliminating the "write recovery glitch."

Reading is performed with the chip select one $(\overline{CS_1})$ input LOW, the chip select two input (CS_2) and write enable (\overline{WE}) inputs HIGH, and the output enable input (\overline{OE}) LOW. The information stored in the addressed word is read out on the four non-inverting outputs O_0 to O_3 .

The outputs of the memory go to an active high impedance state whenever chip select one (\overline{CS}_1) is HIGH, chip select two (CS_2) is LOW, output enable (\overline{OE}) is HIGH, or during the writing operation when write enable (\overline{WE}) is LOW.



Selection Guide (For higher performance and lower power refer to CY7C122 data sheet)

		93422A	93L422A	93422	93L422
Maximum Access Time (as)	Commercial	35	45	45	60
Maximum Access Time (ns)	Military	45	55	60	75
Maximum Operating Current (mA)	Commercial	120	80	120	80
	Military	130	90	130	90



Maximum Ratings

Maximum Kaungs
(Above which the useful life may be impaired)
Storage Temperature65°C to +150°C
Ambient Temperature with
Power Applied55°C to + 125°C
Supply Voltage to Ground Potential
(Pin 22 to Pin 8) $-0.5V to +7.0V$
DC Voltage Applied to Outputs
for High Output State0.5V to V _{CC} Max
DC Input Voltage $\dots -0.5V$ to $+5.5V$
Output Current, into Outputs (Low)20 mA
DC Input Current
Static Discharge Voltage>2001V
(per MIL-STD-883 Method 3015.2)

Operating Range

Range	$\mathbf{v}_{\mathbf{cc}}$	Ambient Temperature
Commercial	5V ± 10%	0°C to +75°C
Military[5]	5V ± 10%	-55°C to +125°C

Latchup Current>200 mA

Function Table

]	nputs			Outputs	Mode
CS ₂	$\overline{\text{CS}_1}$	WE	ŌĒ	Dn	On	Mode
L	X	X	X	X	*HIGH Z	Not Select
X	Н	X	X	X	*HIGH Z	Not Select
Н	L	Н	H	X	*HIGH Z	Output Disable
Н	L	Н	L	x	Selected Data	Read Data
Н	L	L	X	L	*HIGH Z	Write "0"
Н	L	L	X	Н	*HIGH Z	Write "1"

H = High Voltage Level L = Low Voltage Level X = Don't Care *HIGH Z implies outputs are disabled or off. This condition is defined as a high impedance state for the CY93422.

DC Electrical Characteristics Over Operating Range (Unless Otherwise Noted)

Parameters Description		Test Conditions		93422 93422A		93L422 93L422A		Units
						Min.	Max.	
V _{OH}	Output HIGH Voltage	$V_{CC} = Min.,$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -5.2 \text{ mA}$	2.4		2.4		v
V _{OL}	Output LOW Voltage	$V_{CC} = Min.,$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 8.0 \text{ mA}$		0.45		0.45	v
V _{IH}	Input HIGH Level[1]	Guaranteed Input Logical HIO Voltage for all Inputs	GH	2.1		2.1		v
v_{IL}	Input LOW Level[1]	Guaranteed Input Logical LOW Voltage for all Inputs			0.8		0.8	v
I _{IL}	Input LOW Current	$V_{CC} = Max., V_{IN} = 0.40V$			-300		-300	μΑ
I _{IH}	Input HIGH Current	$V_{\rm CC} = Max., V_{\rm IN} = 4.5V$			40		40	μΑ
I _{SC}	Output Short Circuit Current	$V_{CC} = Max., V_{OUT} = 0.0V[$	$V_{CC} = Max., V_{OUT} = 0.0V^{[2]}$				-90	mA
			$T_A = 125^{\circ}C$		110		70	
T	Power Supply Current	All Inputs = GND,	$T_A = 75^{\circ}C$		110		70] _,
I_{CC}	Power Supply Current	$V_{CC} = Max.$	$T_A = 0$ °C		120		80	mA
			$T_A = -55^{\circ}C$		130		80	
v_{CL}	Input Clamp Voltage			See 1	Note 4	See 1	Note 4	
		$V_{OUT} = 2.4V$			50		50	
ICEX	Output Leakage Current	$V_{OUT} = 0.5V, V_{CC} = Max.$		-50		-50		μΑ
C _{IN}	Input Pin Capacitance	See Note 3			4		4	pF
C _{OUT}	Output Pin Capacitance	See Note 3			7		7	pF

Notes:

- These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
- Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.
- 3. Input and output capacitance measured on a sample basis at $f=1.0\ MHz$.
- 4. The CMOS process does not provide a clamp diode. However, the CY93422 is insensitive to -3V dc input levels and -5V undershoot pulses of less than 10 ns (measured at 50% point).
- Extended temperature operation guaranteed with 400 linear feet per minute air flow.



Commercial Switching Characteristics $V_{CC}=5V~\pm10\%$, $T_{A}=0^{\circ}C$ to $+75^{\circ}C$ (Unless Otherwise Noted)

D	Description	934	22A	93L422A		93	422	93L422		Units
Parameters	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{PLH(A)} [1] t _{PHL(A)} [1]	Delay from Address to Output (Address Access Time) (See Figure 2)		35		45		45		60	ns
$t_{PZH} (\overline{CS}_1, CS_2)$ $t_{PZL} (\overline{CS}_1, CS_2)$	Delay from Chip Select to Active Output and Correct Data (See Figure 2)		25		30		30		35	ns
tpzh (WE) tpzl (WE)	Delay from Write Enable to Active Output and Correct Data (Write Recovery) (See Figure 1)		25		40		40		45	ns
$t_{PZH} (\overline{OE}) $ $t_{PZL} (\overline{OE})$	Delay from Output Enable to Active Output and Correct Data (See Figure 2)		25		30		30		35	ns
t _s (A)	Setup Time Address (Prior to Initiation of Write) (See Figure 1)	5		5		10		10		ns
t _h (A)	Hold Time Address (After Termination of Write) (See Figure 1)	5		5		5		5		ns
t _s (DI)	Setup Time Data Input (Prior to Initiation of Write) (See Figure 1)	5		5		5		5		ns
t _h (DI)	Hold Time Data Input (After Termination of Write) (See Figure 1)	5		5		5		5		ns
t_s (\overline{CS}_1 , CS_2)	Setup Time Chip Select (Prior to Initiation of Write) (See Figure 1)	5		5		5		5		ns
$t_h (\overline{CS}_1, CS_2)$	Hold Time Chip Select (After Termination of Write) (See Figure 1)	5		5		5		5		ns
t _{pw} (WE)	Minimum Write Enable Pulse Width to Insure Write (See Figure 1)	20		40		30		45		ns
$t_{PHZ} (\overline{CS}_1, CS_2)$ $t_{PLZ} (\overline{CS}_1, CS_2)$	Delay from Chip Select to Inactive Output (HIGH Z) (See Figure 2)		30		40		30		45	ns
t _{PHZ} (WE) t _{PLZ} (WE)	Delay from Write Enable to Inactive Output (HIGH Z) (See Figure 1)		30		40		35		45	ns
t _{PHZ} (OE) t _{PLZ} (OE)	Delay from Output Enable to Inactive Output (HIGH Z) (See Figure 2)		30		40		30		45	ns

Notes:

timing referenced to 1.5V. t_{PHZ} (WE), t_{PHZ} (CS₁, CS₂) and t_{PHZ} (OE) are measured with S₁ open, $C_L \leq 5$ pF and are measured between the 1.5V level on the input to the $V_{OH} - 500$ mV level on the output. t_{PLZ} (WE), t_{PLZ} (CS₁, CS₂) and t_{PLZ} (OE) are measured with S₁ closed and $C_L \leq 5$ pF and are measured between the 1.5V level on the input and the $V_{OL} + 500$ mV level on the output.

tp_{LH} (A) and tp_{HL} (A) are tested with S₁ closed and C_L = 15 pF with both input and output timing referenced to 1.5V.
 tp_{ZH} (WE), tp_{ZH} (CS₁, CS₂) and tp_{ZH} (OE) are measured with S₁ open, C_L = 15 pF and with both the input and output timing referenced to 1.5V. tp_{ZL} (WE), tp_{ZL} (CS₁, CS₂) and tp_{ZL} (OE) are measured with S₁ closed, C_L = 15 pF and with both the input and output



Military Switching Characteristics $V_{CC} = 5V \pm 10\%$, $T_A = -55^{\circ}C$ to $+125^{\circ}C$ (Unless Otherwise Noted)

	Daniel	934	22A	93L422A		93	93422		93L422	
Parameters	Description	Min. Max	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{PLH(A)} [1] t _{PHL(A)} [1]	Delay from Address to Output (Address Access Time) (See Figure 2)		45		55		60		75	ns
t_{PZH} (\overline{CS}_1 , CS_2) t_{PZL} (\overline{CS}_1 , CS_2)	Delay from Chip Select to Active Output and Correct Data (See Figure 2)		35		40		45		45	ns
t _{PZH} (WE) t _{PZL} (WE)	Delay from Write Enable to Active Output and Correct Data (Write Recovery) (See Figure 1)		40		45		50		50	ns
t _{PZH} (OE) t _{PZL} (OE)	Delay from Output Enable to Active Output and Correct Data (See Figure 2)		35		40		45		45	ns
t _s (A)	Setup Time Address (Prior to Initiation of Write) (See Figure 1)	5		10		10		10		ns
t _h (A)	Hold Time Address (After Termination of Write) (See Figure 1)	5		5		5		10		ns
t _s (DI)	Setup Time Data Input (Prior to Initiation of Write) (See Figure 1)	5		5		5		5		ns
t _h (DI)	Hold Time Data Input (After Termination of Write) (See Figure 1)	5		5		5		5		ns
$t_s(\overline{CS}_1, CS_2)$	Setup Time Chip Select (Prior to Initiation of Write) (See Figure 1)	5		5		5		5		ns
$t_h(\overline{CS}_1, CS_2)$	Hold Time Chip Select (After Termination of Write) (See Figure 1)	5		5		5		10		ns
t _{pw} (WE)	Minimum Write Enable Pulse Width to Insure Write (See Figure 1)	35		40		40		45		ns
t_{PHZ} (\overline{CS}_1 , CS_2) t_{PLZ} (\overline{CS}_1 , CS_2)	Delay from Chip Select to Inactive Output (HIGH Z) (See Figure 2)		35		40		45		45	ns
t _{PHZ} (WE) t _{PLZ} (WE)	Delay from Write Enable to Inactive Output (HIGH Z) (See Figure 1)		40		40		45		45	ns
t _{PHZ} (OE) t _{PLZ} (OE)	Delay from Output Enable to Inactive Output (HIGH Z) (See Figure 2)		35		40		45		45	ns

Notes:

timing referenced to 1.5V. t_{PHZ} (WE), t_{PHZ} (CS₁, CS₂) and t_{PHZ} (OE) are measured with S₁ open, $C_L \leq 5$ pF and are measured between the 1.5V level on the input to the $V_{OH} = 500$ mV level on the output. t_{PLZ} (WE), t_{PLZ} (CS₁, CS₂) and t_{PLZ} (OE) are measured with S₁ closed and $C_L \leq 5$ pF and are measured between the 1.5V level on the input and the $V_{OL} + 500$ mV level on the output.

^{1.} t_{PLH} (A) and t_{PHL} (A) are tested with S_1 closed and $C_L=15~pF$ with both input and output timing referenced to 1.5V.

tpzH (WE), tpzH (CS1, CS2) and tpzH (OE) are measured with S1 open, CL = 15 pF and with both the input and output timing referenced to 1.5V. tpzL (WE), tpzL (CS1, CS2) and tpzL (OE) are measured with S1 closed, CL = 15 pF and with both the input and output








Figure 1



Switching delays from address input, output enable input and the chip select inputs to the data output. The CY93422 disabled output in the "OFF" condition is represented by a single center line.

Figure 2



See Notes 1 and 2 of Switching Characteristics



Ordering Information

Speed	Order	ing Code	Package	Operating
(ns)	Std. Power	Low Power	Туре	Range
35	CY93422APC CY93422ADC		P7 D8	Commercial
45	CY93422PC CY93422DC	CY93L422APC CY93L422ADC	P7 D8	Commercial
45	CY93422ADMB		D8	Military
55		CY93L422ADMB	D8	Military
60	CY93422DMB		D8	Military
60		CY93L422PC CY93L422DC	P7 D8	Commercial
75		CY93L422DMB	D8	Military

PRODUCT ENFORMATION
STATIC RAMS
PROMS =
 PALS ====================================
LOGIC
APPENDICES =



Section Contents

PROMs (Progran	nmable Read Only Memory)	Page Number
PROM Introduction		3-1
Device Number	Description	
CY7C225	512 x 8 Registered PROM	
CY7C235	1024 x 8 Registered PROM	
CY7C245	2048 x 8 Registered PROM	
CY7C281	1024 x 8 PROM	
CY7C282	1024 x 8 PROM	
CY7C291	2048 x 8 PROM	
CY7C292	2048 x 8 PROM	
PROM Programming Info	ormation	

CYPRESS SEMICONDUCTOR

Introduction to CMOS PROMs

1: Product Line Overview

The Cypress family of CMOS PROMs consists of devices of three basic densities, two functional configurations and two package options. All devices are organized with byte wide outputs and are available in depths of 512, 1024 and 2048 bytes. All densities are available with registered outputs that operate in synchronous and asynchronous modes. Devices without registers are available in 1024 by 8 and 2048 by 8 configurations. These 8K and 16K non-registered devices are available in popular 0.3 inch and 0.6 inch wide dual inline packages as well as LCC varieties. Registered devices are available in 0.3 in dual inline packages as well as LCC.

All Cypress CMOS PROMs perform at or beyond the levels of the bipolar product that they replace at much reduced power levels. CMOS technology provides superior reliability, 10% power supply margins and is capable of withstanding greater than 2001 volts of electrostatic discharge.

2: Technology Introduction

Cypress PROMs are executed in an "N" well 1.2 micron CMOS process. This process provides basic gate delays of 125 picoseconds for a fanout of one at a power consumption of 45 femto joules. This process provides the basis for the development of LSI products that outperform the fastest bipolar products currently available.


Although CMOS static RAMs have challenged bipolar RAMs for speed, CMOS EPROMs have always been a factor of three to ten times slower than bipolar fuse PROMs. There have been two major limitations on CMOS EPROM speed; 1) the single transistor EPROM cell is inherently slower than the bipolar fuse element, and 2) CMOS EPROM technologies have been optimized for cell programmability and density, almost always at the expense of speed. In the CMOS EPROM technology in production, both of the aformentioned limitations have been overcome to create CMOS PROMs with performance superior to PROMs implemented in bipolar technology.

Speed and programmability are optimized independently by separating the read and write transistor functions in a new FOUR TRANSISTOR DIFFERENTIAL EPROM CELL and by using a true differential sensing technique rather than the traditional dummy cell coupled with a differential sensing approach. Also, for the first time a substrate bias generator is employed in an EPROM technology to improve performance and raise latchup immunity to greater than 200 mA. Although the result is not a design technology that will challenge the high density EPROMs, it does more than compete in both performance and density with bipolar programmable technology utilizing fuses. Limitations of devices implemented in the bipolar fuse technology such as PROGRAMMING YIELD, POWER DISSIPATION and HIGHER DENSITY PERFORM-ANCE are eliminated or greatly reduced using Cypress CMOS EPROM technology.

2.1: FOUR TRANSISTOR CELL AND DIFFERENTIAL DESIGN TECHNIQUES

The 16K PROM uses an N-Well CMOS technology along with a new differential four transistor EPROM cell that is

optimized for speed. The area of the four transistor cell is 0.43 square mils and the die size is 19,321 square mils for the 2K by 8 PROM (Figure 1). The floating gate cell is optimized for high read current and fast programmability. This is accomplished by separating the read and program transistors (Figure 2). The program transistor has a separate implant to maximize the generation and collection of hot electrons while the read transistor implant dose is chosen to provide a large read current. Both the n and p channel peripheral transistors have self-aligned, shallow, lightly doped drain (LDD) junctions. The LDD structure reduces overlap capacitance for speed improvement and minimizes hot electron injection for improved reliability. Although common for NMOS static and dynamic RAMs, an on-chip substrate bias generator is used for the first time in an EPROM technology. The results are improved speed, greater than 200 mA latch-up immunity and high parasitic field inversion voltages during programming.



0034-1

Figure 1




Figure 2. Non-volatile cell optimized for speed and programmability

Access times of less than 35 ns at 16K densities and 30 ns at 4K and 8K densities over the full operating range are achieved by using differential design techniques and by totally separating the read and program paths. This allows the read path to be optimized for speed. The X and Y decoding paths are predecoded to optimize the power-delay product. A differentail sensing scheme and the four transis-



Introduction to CMOS PROMs (Continued)




Figure 3. Differential sensing

tor cell are used to sense bit-line swings as low as 100 mV at high speed. The sense amplifier (Figure 3) consists of three stages of equal gain. A gain of 4 per stage was found to be optimum. The Cascode stage amplifies the bit line swings and feeds them into a differential amplifier. The output of the differential amplifier is further amplified and voltages shifted by a level shifter and latch. This signal is then fed into an output buffer having a TTL fan-out of ten.

2.2: PROGRAMMING

The 2K x 8 PROM is programmed a BYTE at a time by applying 13 to 14 volts on one pin and the desired logic levels to input pins. Unlike conventional programmable memories that default to a logic "ONE", both logic "ONE" and logic "ZERO" are programmed into the differential cell. A BIT is programmed by applying 13 to 14 volts on the control gate and 9 volts on the drain of the floating gate write transistor. This causes hot electrons from the channel to be injected onto the floating gate thereby raising the threshold voltage. Because the read transistor shares a common floating gate with the program transistor, the threshold of the read transistor is raised from about 1 volt to greater than 5 volts resulting in a transistor that is turned "OFF" when selected in a read mode of operation. Since both sides of the differential cell are at equal potential before programming, a threshold shift of 100 mV is enough to be determined as the correct logic state. Because an unprogrammed cell has neither a ONE nor a ZERO in it before programming, a special BLANK CHECK mode of operation is implemented. In this mode the output of each half of the cell is compared against a fixed reference which allows distinction of a programmed or unprogrammed cell. A MARGIN mode is also provided to monitor the thresholds of the individual BITs allowing the monitoring of the quality of programming during the manufacturing operation.

2.3: RELIABILITY

2.3.1: Programming and Functionality

The CMOS EPROM approach to PROMs has some significant benefits to the user in the area of programming and functional yield. Since a cell may be programmed and erased multiple times, CMOS PROMs from Cypress can be tested 100% for programmability during the manufacturing process. Because each CMOS PROM contains a PHANTOM array, both the functionality and performance of the devices may be tested after they are packaged thus assuring the user that not only will every cell program, but that the product performs to the specification.

0034 - 3

2.3.2: Product

Enhanced reliability in terms of DATA RETENTION is accomplished through the use of the fully differential sensing scheme. This technique allows the stored charge on the floating gate to discharge down to an equivalent fraction of a threshold voltage while still being sensed at the correct logic state. This feature not only enhances programming yield but also significantly improves the data retention time of the PROM over differential dummy-cell reference approaches. Data shows no failures after 450 hours at 250 degrees C. This is equivalent to 400,000 years at 70 degrees C (assuming 1.4 eV activation energy). The problem of injecting unwanted charge onto the floating gate during the read operation (read disturb) is also eliminated in this cell, since the read and program transistors are separate structures, and the program transistor drain is grounded during read operations.



512 x 8 Registered PROM

Features

- CMOS for optimum speed/power
- High speed
 - 30 ns max set-up
 - 15 ns clock to output
- Low power
 - 495 mW (commercial)
 - 660 mW (military)
- Synchronous and asynchronous output enables
- On-chip edge-triggered registers
- Buffered Common PRESET and CLEAR inputs
- EPROM technology, 100% programmable
- Slim, 300 mil, 24 pin plastic or hermetic DIP


- 5V \pm 10% V_{CC}, commercial and military
- TTL compatible I/O
- Direct replacement for bipolar PROMs
- Capable of withstanding greater than 2000V static discharge

Product Characteristics

The CY7C225 is a high performance 512 word by 8 bit electrically Programmable Read Only Memory packaged in a slim 300 mil plastic or hermetic DIP. The memory cells utilize proven EPROM floating gate technology and byte-wide intelligent programming algorithms.

The CY7C225 replaces bipolar devices and offers the advantages of lower power, superior performance and high programming yield. The EPROM cell requires only 13.5V for the supervoltage and low current requirements allow for gang programming. The EPROM cells allow for each memory location to be tested 100%, as each location is written into, erased, and repeatedly exercized prior to encapsulation. Each PROM is also tested for AC performance to guarantee that after customer programming the product will meet AC specification limits.

The CY7C225 has asynchronous PRE-SET and CLEAR functions.



Selection Guide

		7C225-30	7C225-35	7C225-40
Maximum Access Time (ns)		30	35	40
Maximum Clock to Ouput (ns)		15	20	25
Maximum Operating Current (mA)	Commercial	90		90
	Military		120	120



Maximum Ratings

(Above which the useful life may be impaired)
Storage Temperature $\dots -65^{\circ}C$ to $+150^{\circ}C$
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage to Ground Potential (Pin 24 to Pin 12)0.5V to +7.0V
DC Voltage Applied to Outputs in High Z State0.5V to +7.0V
DC Input Voltage 3.0V to +7.0V
DC Program Voltage (Pins 7, 18, 20)14.0V

Static Discharge Voltage	>2001V
Latch-up Current	>200 mA

Operating Range

Range	Ambient Temperature	V _{CC}
Commercial	0°C to +70°C	5V ± 10%
Military[1]	-55°C to +125°C	5V ± 10%

Electrical Characteristics Over Operating Range

Parameters	Description	Test Conditions		Min.	Max.	Units
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0 \text{ mA}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$		2.4		v
v_{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} = -16 \text{ mA}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$			0.4	v
V _{IH}	Input HIGH Level	Guaranteed Input Logical HIGH Voltage for All Inputs ^[2]		2.0		v
v_{iL}	Input LOW Level	Guaranteed Input Logical LOW Voltage for All inputs ^[2]			0.8	v
I _{IX}	Input Leakage Current	$GND \le V_{IN} \le V_{CC}$		-10	+ 10	μΑ
V_{CD}	Input Clamp Diode Voltage	Note 6				
I _{OZ}	Output Leakage Current	$GND \le V_O \le V_{CC}$ Output Disabled ^[4]		-40	+40	μΑ
Ios	Output Short Circuit Current	$V_{CC} = Max., V_{OUT} = 0.0V^{[3]}$		-20	-90	mA
I	Power Supply Current	$\begin{aligned} GND &\leq V_{IN} \leq V_{CC} \\ V_{CC} &= Max. \end{aligned}$	Commercial		90	mA
I _{CC}			Military		120	

Capacitance^[5]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz}, V_{CC} = 5.0V$	5	pF
C _{OUT}	Output Capacitance	$T_A = 25^{\circ}C$, $f = 1$ MHz, $V_{CC} = 5.0V$	8	pF

Notes:

- 1. Extended temperature operation guaranteed with 400 linear feet per minute of air flow.
- These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment (see Notes on Testing).
- For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
- 4. For devices using the synchronous enable, the device must be clocked after applying these voltages to perform this measurement.
- 5. Input and output capacitance measured on a sample basis.
- 6. The CMOS process does not provide a clamp diode. However, the CY7C225 is insensitive to -3V dc input levels and -5V undershoot pulses of less than 10 ns (measured at 50% point).




Switching Characteristics Over Operating Range


_	Description	7C2	7C225-30 Min. Max.		25-35	7C225-40		TI14-
Parameters	Description	Min.			Max.	Min.	Max.	Units
tsa	Address Setup to Clock HIGH	30		35		40		ns
tHA	Address Hold from Clock HIGH	0		0		0		ns
tco	Clock HIGH to Valid Output		15		20		25	ns
tpwc	Clock Pulse Width	15		20		20		ns
tses	E _S Setup to Clock HIGH	10		10		10		ns
tHES	E _S Hold from Clock HIGH	5		5		5		ns
t _{DP} , t _{DC}	Delay from PRESET or CLEAR to Valid Output		20		20		20	ns
t _{RP} , t _{RC}	PRESET or CLEAR Recovery to Clock HIGH	20		20		20		ns
tpwp, tpwc	PRESET or CLEAR Pulse Width	20		20		20		ns
t _{LZC}	Active Output from Clock HIGH[1]		20		25		30	ns
tHZC	Inactive Output from Clock HIGH[1, 3]		20		25		30	ns
tLZE	Active Output from E LOW ^[2]		20		25		30	ns
t _{HZE}	Inactive Output from E HIGH ^[2, 3]		20		25		30	ns

Notes:

- 1. Applies only when the synchronous (Es) function is used.
- 2. Applies only when the asynchronous (E) function is used.
- Transition is measured at steady state High level 500 mV or steady state Low level + 500 mV on the output from the 1.5V level on the input with loads shown in Figure 1b.
- 4. Tests are performed with rise and fall times of 5 ns or less.
- 5. See Figure 1a for all switching characteristics except tHZ.
- 6. See Figure 1b for tHZ.
- 7. All device test loads should be located within 2" of device outputs.

AC Test Loads and Waveforms[5, 6, 7]





Equivalent to:

THÉVENIN EQUIVALENT

100 Ω

OUTPUT O 2.0 V

Functional Description

The CY7C225 is a CMOS electrically Programmable Read Only Memory organized as 512 words x 8-bits and is a pinfor-pin replacement for bipolar TTL fusible link PROMs. The CY7C225 incorporates a D-type, master-slave register on chip, reducing the cost and size of pipelined microprogrammed systems and applications where accessed PROM data is stored temporarily in a register. Additional flexibility is provided with synchronous (Es) and asynchronous (E) output enables, and CLEAR and PRESET inputs.

Upon power-up, the synchronous enable (\overline{E}_S) flip-flop will be in the set condition causing the outputs (O_0-O_7) to be in the OFF or high impedance state. Data is read by

applying the memory location to the address inputs $(A_0 - A_8)$ and a logic LOW to the enable (E_8) input. The stored data is accessed and loaded into the master flip-flops of the data register during the address set-up time. At the next LOW-to-HIGH transition of the clock (CP), data is transferred to the slave flip-flops, which drive the output buffers, and the accessed data will appear at the outputs $(O_0 - O_7)$ provided the asynchronous enable (E) is also LOW.

The outputs may be disabled at any time by switching the asynchronous enable (E) to a logic HIGH, and may be returned to the active state by switching the enable to a logic LOW.

0020-4

0020 - 6



Functional Description (Continued)

Regardless of the condition of \overline{E} , the outputs will go to the OFF or high impedance state upon the next positive clock edge after the synchronous enable (\overline{E}_S) input is switched to a HIGH level. If the synchronous enable pin is switched to a logic LOW, the subsequent positive clock edge will return the output to the active state if \overline{E} is LOW. Following a positive clock edge, the address and synchronous enable inputs are free to change since no change in the output will occur until the next low to high transition of the clock. This unique feature allows the CY7C225 decoders and sense amplifiers to access the next location while previously addressed data remains stable on the outputs.


System timing is simplified in that the on-chip edge triggered register allows the PROM clock to be derived direct-

ly from the system clock without introducing race conditions. The on-chip register timing requirements are similar to those of discrete registers available in the market.

The CY7C225 has buffered asynchronous CLEAR and PRESET input (INIT). The initialize function is useful during power-up and time-out sequences.

Applying a LOW to the PRESET input causes an immediate load of all ones into the master and slave flip-flops of the register, independent of all other inputs, including the clock (CP). Applying a LOW to the CLEAR input, resets the flip-flops to all zeros. The initialize data will appear at the device outputs after the outputs are enabled by bringing the asynchronous enable (E) LOW.

Switching Waveforms




Notes on Testing


Incoming test procedures on these devices should be carefully planned, taking into account the high performance and output drive capabilities of the parts. The following notes may be useful.


- Ensure that adequate decoupling capacitance is employed across the device V_{CC} and ground terminals. Multiple capacitors are recommended, including a 0.1 μF or larger capacitor and a 0.01 μF or smaller capacitor placed as close to the device terminals as possible. Inadequate decoupling may result in large variations of power supply voltage, creating erroneous function or transient performance failures.
- 2. Do not leave any inputs disconnected (floating) during any tests.
- 3. Do not attempt to perform threshold tests under AC conditions. Large amplitude, fast ground current transients normally occur as the device outputs discharge the load capacitances. These transients flowing through the parasitic inductance between the device ground pin and the test system ground can create significant reductions in observable input noise immunity.
- 4. Output levels are measured at 1.5V reference levels.
- Transition is measured at steady state HIGH level -500 mV or steady state LOW level +500 mV on the output from the 1.5V level on inputs with load shown in Figure 1b.





Typical DC and AC Characteristics

























Device Programming

Overview:

There is a programmable function contained in the 7C225 CMOS 512 x 8 Registered PROM; the 512 x 8 array. All of the programming elements are "EPROM" cells, and are in an erased state when the device is shipped.

The 512 x 8 array uses a differential memory cell, with differential sensing techniques. In the erased state the cell contains neither a one nor a zero. The erased state of this array may be verified by using the "BLANK CHECK ONES" and "BLANK CHECK ZEROS" function, see Table 3.

DC Programming Parameters $T_A = 25^{\circ}C$

Table 1

Parameter	Description	Min,	Max.	Units
V _{PP} [1]	Programming Voltage	13.0	14.0	v
V _{CCP}	Supply Voltage	4.75	5.25	v
V _{IHP}	Input High Voltage	3.0		v
V _{ILP}	Input Low Voltage		0.4	v
V _{OH} [2]	Output High Voltage	2.4		v
V _{OL} [2]	Output Low Voltage		0.4	v
Ірр	Programming Supply Current		50	mA

AC Programming Parameters $T_A = 25^{\circ}C$

Table 2

Parameter	Description	Min.	Max.	Units
tpp	Programming Pulse Width	100	10,000	μs
t _{AS}	Address Setup Time	1.0		μs
t _{DS}	Data Setup Time	1.0		μs
t _{AH}	Address Hold Time	1.0		μs
tDH	Data Hold Time	1.0		μs
t _R , t _F [3]	V _{PP} Rise and Fall Time	50		ns
tvD	Delay to Verify	1.0		μs
tvp	Verify Pulse Width	2.0		μs
t _{DV}	Verify Data Valid		1.0	μs
$t_{ m DZ}$	Verify HIGH to High Z		1.0	μs

Notes:

3. Measured 10% and 90% points.

^{1.} V_{CCP} must be applied prior to V_{PP} .

^{2.} During verify operation.



Mode Selection

Table 3

		Pin Function						
Mode	Read or Output Disable	СР	$\overline{\mathbf{E}}_{\mathbf{S}}$	CLR	Ē	PS	Outputs	
	Other	PGM	VFY	V _{PP}	Ē	PS	(9-11,13-17)	
	Pin	(18)	(19)	(20)	(21)	(22)		
Read[2,3]		X	v_{IL}	V _{IH}	v_{IL}	V _{IH}	Data Out	
Output Disal	ole[5]	X	v_{IH}	V _{IH}	X	V _{IH}	High Z	
Output Disal	ole	X	Х	V _{IH}	v_{IH}	V _{IH}	High Z	
CLEAR		X	v_{IL}	v_{IL}	v_{IL}	V _{IH}	Zeros	
PRESET		X	v_{IL}	v_{IH}	v_{IL}	v_{IL}	Ones	
Program[1,4]		V _{ILP}	V _{IHP}	V_{PP}	V _{ILP}	V _{IHP}	Data In	
Program Ver	ify[1,4]	V _{IHP}	V _{ILP}	V _{PP}	V _{ILP}	V _{IHP}	Data Out	
Program Inh	ibit[1,4]	V _{IHP}	V _{IHP}	V _{PP}	V _{ILP}	V _{IHP}	High Z	
Intelligent Pr	rogram[1,4]	V _{ILP}	V _{IHP}	V _{PP}	V _{ILP}	V _{IHP}	Data In	
Blank Check	Ones[1,4]	V _{PP}	V _{ILP}	V _{ILP}	V _{ILP}	V _{IHP}	Ones	
Blank Check	Zeros[1,4]	V _{PP}	V _{IHP}	V _{ILP}	V _{ILP}	V _{IHP}	Zeros	

Notes:

- 1. X = Don't care but not to exceed V_{PP} .
- 2. During read operation, the output latches are loaded on a "0" to "1" transition of CP.
- 3. Pin 19 must be LOW prior to the "0" to "1" transition on CP (18) that loads the register.




Figure 3. Programming Pinouts

- 4. During programming and verification, all unspecified pins to be at $V_{\rm ILP}$.
- 5. Pin 19 must be HIGH prior to the "0" to "1" transition on CP (18) that loads the register.

The CY7C225 programming algorithm allows significantly faster programming than the "worst case" specification of 10 msec.

Typical programming time for a byte is less than 2.5 msec. The use of EPROM cells allows factory testing of programmed cells, measurement of data retention and erasure to ensure reliable data retention and functional performance. A flowchart of the algorithm is shown in Figure 4.

The algorithm utilizes two different pulse types: initial and overprogram. The duration of the PGM pulse (tpp) is 0.1 msec which will then be followed by a longer overprogram pulse of 24 (0.1) (X) msec. X is an iteration counter and is equal to the NUMBER of the initial 0.1 msec pulses applied before verification occurs. Up to four 0.1 msec pulses are provided before the overprogram pulse is applied.

The entire sequence of program pulses and byte verifications is performed at $V_{CCP} = 5.0V$. When all bytes have been programmed all bytes should be compared (Read mode) to original data with $V_{CC} = 5.0V$.






Figure 4. Programming Flowchart

0020-9



Programming Sequence 512 x 8 Array

Power the device for normal read mode operation with pin 18, 19, 20 and 21 at V_{IH}. Per Figure 5 take pin 20 to V_{PP}. The device is now in the program inhibit mode of operation with the output lines in a high impedance state; see Figure 5. Again per Figure 5 address, program, and verify one byte of data. Repeat this for each location to be programmed.

If the brute force programming method is used, the pulse width of the program pulse should be 10 ms, and each location is programmed with a single pulse. Any location that fails to verify causes the device to be rejected.

If the intelligent programming technique is used, the program pulse width should be $100 \mu s$. Each location is ultimately programmed and verified until it verifies correctly up to and including 4 times. When the location verifies, one

additional programming pulse should be applied of duration 24X the sum of the previous programming pulses before advancing to the next address to repeat the process.

Blank Check

A virgin device contains neither one's nor zero's because of the differential cell used for high speed. To verify that a PROM is unprogrammed, use the two blank check modes provided in Table 3. In both of these modes, address and read locations 0 thru 511. A device is considered virgin if all locations are respectively "1's" and "0's" when addressed in the "BLANK ONES AND ZEROS" modes.

Because a virgin device contains neither ones nor zeros, it is necessary to program both one's and zero's. It is recommended that all locations be programmed to ensure that ambiguous states do not exist.




Figure 5. PROM Programming Waveforms



Ordering Information

Speed ns		ns Ordering		Operating	
tSA	tco	Code	Type	Range	
30	15	CY7C225-30PC CY7C225-30DC	P13 D14	Commercial	
35	20	CY7C225-35DMB	D14	Military	
40	25	CY7C225-40PC CY7C225-40DC CY7C225-40DMB	P13 D14 D14	Commercial Military	



1024 x 8 Registered PROM

Features

- CMOS for optimum speed/power
- High speed
 - 30 ns max set-up
 - 15 ns clock to output
- Low power
 - 495 mW (commercial)
 - 660 mW (military)
- Synchronous and asynchronous output enables
- · On-chip edge-triggered registers
- Programmable asynchronous register (INIT)
- EPROM technology, 100% programmable
- Slim, 300 mil, 24 pin plastic or hermetic DIP

- 5V \pm 10% V_{CC}, commercial and military
- TTL compatible I/O
- Direct replacement for bipolar PROMs
- Capable of withstanding greater than 2000V static discharge


Product Characteristics

The CY7C235 is a high performance 1024 word by 8 bit Electrically Programmable Read Only Memory packaged in a slim 300 mil plastic or hermetic DIP. The memory cells utilize proven EPROM floating gate technology and byte-wide intelligent programming algorithms.

The CY7C235 replaces bipolar devices and offers the advantages of lower

power, superior performance and high programming yield. The EPROM cell requires only 13.5V for the supervoltage and low current requirements allow for gang programming. The EPROM cells allow for each memory location to be tested 100%, as each location is written into, erased, and repeatedly exercized prior to encapsulation. Each PROM is also tested for AC performance to guarantee that after customer programming the product will meet AC specification limits.

The CY7C235 has an asynchronous initialize function (INIT). This function acts as a 1025th 8-bit word loaded into the on-chip register. It is user programmable with any desired word or may be used as a PRESET or CLEAR function on the outputs.



Selection Guide

		7C235-30	7C235-40
Maximum Set-up Time (ns)		30	40
Maximum Clock to Output (ns)		15	20
Maximum Operating	Commercial	90	90
Current (mA)	Military		120



Maximum Ratings

 (Above which the useful life may be impaired)

 Storage Temperature
 -65°C to +150°C

 Ambient Temperature with
 -55°C to + 125°C

 Supply Voltage to Ground Potential
 (Pin 24 to Pin 12)
 -0.5V to +7.0V

 DC Voltage Applied to Outputs
 -0.5V to +7.0V

 DC Input Voltage
 -3.0V to +7.0V

 DC Program Voltage (Pins 7, 18, 20)
 14.0V

Static Discharge Volume	>2001V
Latch-up Current	200 mA

Operating Range

Range	Ambient Temperature	v _{cc}		
Commercial	0°C to +70°C	5V ± 10%		
Military ^[1]	-55°C to +125°C	5V ± 10%		

Electrical Characteristics Over Operating Range

Parameters	Description	Test Conditi	ions	Min.	Max.	Units
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0 \text{ mA}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$		2.4		v
V _{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 16 \text{ mA}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$			0.4	v
V _{IH}	Input HIGH Level	Guaranteed Input Logical HIGH Voltage for All Inputs ^[2]		2.0		v
V_{IL}	Input LOW Level	Guaranteed Input Logical LOW Voltage for All Inputs ^[2]			0.8	v
I_{IX}	Input Leakage Current	$GND \le V_{IN} \le V_{CC}$		-10	+ 10	μА
V_{CD}	Input Clamp Diode Voltage	Note 6				
I_{OZ}	Output Leakage Current	$GND \le V_O \le V_{CC}$ Output Disabled ^[4]		-40	+ 40	μА
I _{OS}	Output Short Circuit Current	$V_{CC} = Max., V_{OUT} = 0.0V[3]$		-20	-90	mA
Inc	Downer Summly Cumment	$GND \leq V_{IN} \leq V_{CC}$	Commercial		90	4
I _{CC}	Power Supply Current	V _{CC} = Max. Military			120	mA

Capacitance^[5]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz}$	5	-F
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	8	p r

Notes:

- Extended temperature operation guaranteed with 400 linear feet per minute air flow.
- These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment (see Notes on Testing).
- For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
- For devices using the synchronous enable, the device must be clocked after applying these voltages to perform this measurement.
- 5. Input and output capacitance measured on a sample basis.
- 6. The CMOS process does not provide a clamp diode. However, the CY7C235 is insensitive to -3V dc input levels and -5V undershoot pulses of less than 10 ns (measured at 50% point).



Switching Characteristics Over Operating Range

D	Degeniation	7C235-30		7C235-40		Units
Parameters	Description	Min.	Max.	Min.	Max.	
t _{SA}	Address Setup to Clock HIGH	30		40		ns
t _{HA}	Address Hold from Clock HIGH	0		0		ns
tco	Clock HIGH to Valid Output		15		20	ns
tPWC	Clock Pulse Width	15		20		ns
t _{SES}	ES Setup to Clock HIGH	10		15		ns
thes.	E _S Hold from Clock HIGH	5		5		ns
t _{DI}	Delay from INIT to Valid Output		25		35	ns
t _{RI}	INIT Recovery to Clock HIGH	20		20		ns
t _{PWI}	INIT Pulse Width	20		25		ns
tLZC	Active Output from Clock HIGH[1]		20		25	ns
tHZC	Inactive Output from Clock HIGH[1, 3]		20		25	ns
tLZE	Active Output from E LOW ^[2]		20		25	ns
tHZE	Inactive Output from E HIGH[2, 3]		20		25	ns

Notes:

- 1. Applies only when the synchronous (Es) function is used.
- 2. Applies only when the asynchronous (E) function is used.
- Transition is measured at steady state High level 500 mV or steady state Low level + 500 mV on the output from the 1.5V level on the input with loads shown in Figure 1b.
- 4. Tests are performed with rise and fall times of 5 ns or less.
- 5. See Figure 1a for all switching characteristics except tHZ.
- 6. See Figure 1b for tHZ.
- 7. All device test loads should be located within 2" of device outputs.

AC Test Loads and Waveforms [5, 6, 7]





Figure 1a

Figure 1b

Equivalent to:



Functional Description

The CY7C235 is a CMOS Electrically Programmable Read Only Memory organized as 1024 word x 8-bits and is a pin-for-pin replacement for bipolar TTL fusible link PROMs. The CY7C235 incorporates a D-type, masterslave register on chip, reducing the cost and size of pipelined microprogrammed systems and applications where accessed PROM data is stored temporarily in a register. Additional flexibility is provided with synchronous (\overline{E}_S) and asynchronous (\overline{E}) output enables and asynchronous initialization (\overline{INIT}).

Upon power-up, the synchronous enable (\overline{E}_S) flip-flop will be in the set condition causing the outputs (O_0-O_7) to be in the OFF or high impedance state. Data is read by

applying the memory location to the address input (A_0-A_9) and a logic LOW to the enable (E_S) input. The stored data is accessed and loaded into the master flip-flops of the data register during the address set-up time. At the next LOW-to-HIGH transition of the clock (CP), data is transferred to the slave flip-flops, which drive the output buffers, and the accessed data will appear at the outputs (O_0-O_7) provided the asynchronous enable (E) is also LOW.

The outputs may be disabled at any time by switching the asynchronous enable $(\overline{\mathbf{E}})$ to a logic HIGH, and may be returned to the active state by switching the enable to a logic LOW.




Functional Description (Continued)

Regardless of the condition of \overline{E} , the outputs will go to the OFF or high impedance state upon the next positive clock edge after the synchronous enable (\overline{E}_S) input is switched to a HIGH level. If the synchronous enable pin is switched to a logic LOW, the subsequent positive clock edge will return the output to the active state if \overline{E} is LOW. Following a positive clock edge, the address and synchronous enable inputs are free to change since no change in the output will occur until the next low to high transition of the clock. This unique feature allows the CY7C235 decoders and sense amplifiers to access the next location while previously addressed data remains stable on the outputs.

System timing is simplified in that the on-chip edge triggered register allows the PROM clock to be derived directly from the system clock without introducing race conditions. The on-chip register timing requirements are similar to those of discrete registers available in the market. The CY7C235 has an asynchronous initialize input (INIT). The initialize function is useful during power-up and timeout sequences and can facilitate implementation of other sophisticated functions such as a built-in "jump start" address. When activated the initialize control input causes the contents of a user programmed 1025th 8-bit word to be loaded into the on-chip register. Each bit is programmable and the initialize function can be used to load any desired combination of "1"s and "0"s into the register. In the unprogrammed state, activating INIT will generate a register CLEAR (all outputs LOW). If all the bits of the initialize word are programmed, activating INIT performs a register PRESET (all outputs HIGH).

Applying a LOW to the INIT input causes an immediate load of the programmed initialize word into the master and slave flip-flops of the register, independent of all other inputs, including the clock (CP). The initialize data will appear at the device outputs after the outputs are enabled by bringing the asynchronous enable (E) LOW.

Switching Waveforms



0005-6


Notes on Testing


Incoming test procedures on these devices should be carefully planned, taking into account the high performance and output drive capabilities of the parts. The following notes may be useful.


- Ensure that adequate decoupling capacitance is employed across the device V_{CC} and ground terminals. Multiple capacitors are recommended, including a 0.1 μF or larger capacitor and a 0.01 μF or smaller capacitor placed as close to the device terminals as possible. Inadequate decoupling may result in large variations of power supply voltage, creating erroneous function or transient performance failures.
- 2. Do not leave any inputs disconnected (floating) during any tests.
- 3. Do not attempt to perform threshold tests under AC conditions. Large amplitude, fast ground current transients normally occur as the device outputs discharge the load capacitances. These transients flowing through the parasitic inductance between the device ground pin and the test system ground can create significant reductions in observable input noise immunity.
- 4. Output levels are measured at 1.5V reference levels.
- Transition is measured at steady state HIGH level 500 mV or steady state LOW level + 500 mV on the output from the 1.5V level on inputs with load shown in Figure 1b.





Typical DC and AC Characteristics

























Device Programming

Overview:

There are two independent programmable functions contained in the 7C235 CMOS 1K x 8 Registered PROM; the 1K x 8 array, and the initial byte. All of the programming elements are "EPROM" cells, and are in an erased state when the device is shipped. The erased state for the "INITIAL BYTE" is all "0's" or "LOW". The "INITIAL BYTE" may be accessed operationally thru the use

of the initialize function. The 1K x 8 array uses a differential memory cell, with differential sensing techniques. In the erased state the cell contains neither a one nor a zero. The erased state of this array may be verified by using the "BLANK CHECK ONES" and "BLANK CHECK ZEROS" function, see Table 3.

DC Programming Parameters $T_A = 25^{\circ}C$

Table 1

Parameter	Description	Min.	Max.	Units
V _{PP} [1]	Programming Voltage	13.0	14.0	v
v_{CCP}	Supply Voltage	4.75	5.25	v
V _{IHP}	Input High Voltage	3.0		v
V _{ILP}	Input Low Voltage		0.4	v
V _{OH} [2]	Output High Voltage	2.4		v
V _{OL} [2]	Output Low Voltage		0.4	v
I _{PP}	Programming Supply Current		50	mA

AC Programming Parameters $T_A = 25^{\circ}C$

Table 2

Parameter	Description	Min.	Max.	Units
tpp	Programming Pulse Width	100	10,000	μs
t _{AS}	Address Setup Time	1.0		μs
t_{DS}	Data Setup Time	1.0		μs
t _{AH}	Address Hold Time	1.0		μs
t _{DH}	Data Hold Time	1.0		μs
$t_{\mathbf{R}}, t_{\mathbf{F}}^{[3]}$	V _{PP} Rise and Fall Time	1.0		μs
tyD	Delay to Verify	1.0		μs
typ	Verify Pulse Width	2.0		μs
t _{DV}	Verify Data Valid		1.0	μs
t _{DZ}	Verify HIGH to High Z		1.0	μs

Notes:

- 1. V_{CCP} must be applied prior to V_{PP}.
- 2. During verify operation.
- 3. Measured 10% and 90% points.



Mode Selection

Table 3

				Pin Fu	nction			
	Read or Output Disable	A ₂	СР	$\overline{\mathbf{E}}_{\mathbf{S}}$	ĪNĪT	Ē	A ₁	Outputs
Mode	Other	A ₂	PGM	VFY	V _{PP}	Ē	A ₁	(9-11, 13-17)
	Pin	(6)	(18)	(19)	(20)	(21)	(7)	
Read[2,3]]	X	X	v_{IL}	v_{IH}	v_{IL}	X	Data Out
Output I	Disable ^[5]	X	X	V _{IH}	V _{IH}	х	X	High Z
Output I	Disable	X	X	X	v_{IH}	V _{IH}	X	High Z
Initialize	;	X	X	X	v_{IL}	v_{IL}	X	1025th word
Program	[1,4]	X	V _{ILP}	V _{IHP}	V _{PP}	V _{ILP}	X	Data In
Program	Verify[1,4]	X	V _{IHP}	V_{ILP}	V _{PP}	V _{IHP}	X	Data Out
Program	Inhibit ^[1,4]	X	V _{IHP}	V_{IHP}	V _{PP}	V _{IHP}	x	High Z
Intelliger	nt Program[1,4]	x	V _{ILP}	V _{IHP}	V _{PP}	V _{IHP}	X	Data In
Program	Initial Byte ^[4]	V _{ILP}	V _{ILP}	V _{IHP}	V _{PP}	V _{IHP}	V _{PP}	Data In
Blank Cl	heck Ones[1,4]	х	V _{PP}	V _{ILP}	V _{ILP}	V _{ILP}	x	Ones
Blank Cl	heck Zeros[1,4]	X	V _{PP}	V _{IHP}	V _{ILP}	V _{ILP}	x	Zeros

Notes:

- 1. X = Don't care but not to exceed V_{PP} .
- During read operation, the output latches are loaded on a "0" to "1" transition of CP.
- 3. Pin 19 must be LOW prior to the "0" to "1" transition on CP (18) that loads the register.




Figure 3. Programming Pinouts

- 4. During programming and verification, all unspecified pins to be at $V_{\rm ILP}\!.$
- 5. Pin 19 must be HIGH prior to the "0" to "1" transition on CP (18) that loads the register.

The CY7C235 programming algorithm allows significantly faster programming than the "worst case" specification of 10 msec

Typical programming time for a byte is less than 2.5 msec. The use of EPROM cells allows factory testing of programmed cells, measurement of data retention and erasure to ensure reliable data retention and functional performance. A flowchart of the algorithm is shown in *Figure 4*.

The algorithm utilizes two different pulse types: initial and overprogram. The duration of the PGM pulse (tpp) is 0.1 msec which will then be followed by a longer overprogram pulse of 24 (0.1) (X) msec. X is an iteration counter and is equal to the NUMBER of the initial 0.1 msec pulses applied before verification occurs. Up to four 0.1 msec pulses are provided before the overprogram pulse is applied.

The entire sequence of program pulses and byte verifications is performed at $V_{CCP} = 5.0V$. When all bytes have been programmed all bytes should be compared (Read mode) to original data with $V_{CC} = 5.0V$.






Figure 4. Programming Flowchart

0005-9



Programming Sequence 1K x 8 Array

Power the device for normal read mode operation with pin 18, 19, 20 and 21 at V_{IH}. Per Figure 6 take pin 20 to V_{PP}. The device is now in the program inhibit mode of operation with the output lines in a high impedance state; see Figures 5 and 6. Again per Figure 6 address program and verify one byte of data. Repeat this for each location to be programmed.

If the brute force programming method is used, the pulse width of the program pulse should be 10 ms, and each

location is programmed with a single pulse. Any location that fails to verify causes the device to be rejected.

If the intelligent programming technique is used, the program pulse width should be $100~\mu s$. Each location is ultimately programmed and verified until it verifies correctly up to and including 4 times. When the location verifies, one additional programming pulse should be applied of duration 24X the sum of the previous programming pulses before advancing to the next address to repeat the process.




Figure 5. PROM Programming Waveforms




Figure 6. Initial Byte Programming Waveforms



Programming the Initial Byte

The CY7C235 registered PROM has a 1025th byte of data used to initialize the value of the register. This initial byte is value "0" when the part is received. If the user desires to have a value other than "0" for register initialization, this must be programmed into the 1025th byte. This byte is programmed in a similar manner to the 1024 normal bytes in the array except for two considerations. First, since all of the normal addresses of the part are used up, a super voltage will be used to create additional effective addresses. The actual address has Vpp on A₁ pin 7, and V_{ILP} on A₂, pin 6, per Table 3. The programming and verification of "INITIAL BYTE" is accomplished operationally by performing an initialize function.

Ordering Information

1 -	eed 18	Ordering Code	Package Type	Operating Range
tsa	tco	Code	Туре	Range
30	15	CY7C235-30PC CY7C235-30DC	P13 D14	Commercial
40	20	CY7C235-40PC CY7C235-40DC CY7C235-40DMB	P13 D14 D14	Commercial Military

Blank Check

A virgin device contains neither one's nor zero's because of the differential cell used for high speed. To verify that a PROM is unprogrammed, use the two blank check modes provided in Table 3. In both of these modes, address and read locations 0 thru 1023. A device is considered virgin if all locations are respectively "1's" and "0's" when addresses in the "BLANK ONES AND ZEROS" modes.

Because a virgin device contains neither ones nor zeros, it is necessary to program both one's and zero's. It is recommended that all locations be programmed to ensure that ambiguous states do not exist.



2048 x 8 Registered PROM

Features

- CMOS for optimum speed/power
- High speed
 - 35 ns max set-up
 - 15 ns clock to output
- Low power
 - 495 mW (commercial)
 - 660 mW (military)
- Programmable synchronous or asynchronous output enable
- On-chip edge-triggered registers
- Programmable asynchronous register (INIT)
- EPROM technology, 100% programmable
- Slim, 300 mil, 24 pin plastic or hermetic DIP

- 5V ±10% V_{CC}, commercial and military
- TTL compatible I/O
- Direct replacement for bipolar PROMs
- Capable of withstanding greater than 2000V static discharge


Product Characteristics

The CY7C245 is a high performance 2048 word by 8 bit Electrically Programmable Read Only Memory packaged in a slim 300 mil plastic or hermetic DIP. The memory cells utilize proven EPROM floating gate technology and byte-wide intelligent programming algorithms.

The CY7C245 replaces bipolar devices and offers the advantages of

lower power, superior performance and high programming yield. The EPROM cell requires only 13.5V for the supervoltage and low current requirements allow for gang programming. The EPROM cells allow for each memory location to be tested 100%, as each location is written into, erased, and repeatedly exercized prior to encapsulation. Each PROM is also tested for AC performance to guarantee that after customer programming the product will meet AC specification limits.

The CY7C245 has an asynchronous initialize function (INIT). This function acts as a 2049th 8-bit word loaded into the on-chip register. It is user programmable with any desired word or may be used as a PRESET or CLEAR function on the outputs.



Selection Guide

		7C245-35	7C245-45
Maximum Set-up Time (ns)		35	45
Maximum Clock to Output (ns)		15	25
Maximum Operating	Commercial	90	90
Current (mA)	Military		120



Maximum Ratings

(Above which the useful life may be impaired)

	,
Storage Temperature6	55°C to +150°C
Ambient Temperature with Power Applied5	55°C to + 125°C
Supply Voltage to Ground Potential (Pin 24 to Pin 12)	0.5V to +7.0V
DC Voltage Applied to Outputs in High Z State	0.5V to +7.0V
DC Input Voltage	-3.0V to $+7.0V$

Static Discharge Voltage	>2001V
Latchup Current	>200 mA

Operating Range

Range	Ambient Temperature	v _{cc}
Commercial	0°C to +70°C	5V ± 10%
Military[1]	-55°C to +125°C	5V ± 10%

Electrical Characteristics Over Operating Range

DC Program Voltage (Pins 7, 18, 20)14.0V

Parameters	Description	Test Conditi	ions	Min.	Max.	Units
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = V_{IN} = V_{IH} \text{ or } V_{IL}$	4.0 mA	2.4		v
v_{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 16 \text{ mA}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$			0.4	v
V _{IH}	Input HIGH Level	Guaranteed Input Logic Voltage for All Inputs ^[2]		2.0		v
v_{IL}	Input LOW Level	Guaranteed Input Logical LOW Voltage for All Inputs ^[2]			0.8	v
I _{IX}	Input Leakage Current	$GND \leq V_{IN} \leq V_{CC}$		-10	+ 10	μΑ
v_{CD}	Input Clamp Diode Voltage	Note 6				
I _{OZ}	Output Leakage Current	$GND \leq V_O \leq V_{CC} Out$	tput Disabled ^[4]	-40	+40	μΑ
I _{OS}	Output Short Circuit Current	V _{CC} = Max., V _{OUT} =	0.0 V [3]	-20	-90	mA
I _{CC}	Power Supply Current	$GND \leq V_{IN} \leq V_{CC}$	Commercial		90	mA
100	1 ower supply current	$V_{CC} = Max.$	Military		120]

Capacitance^[5]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz}$	5	рF
Cout	Output Capacitance	$V_{CC} = 5.0V$	8	p1

Notes:

- 1. Extended temperature operation guaranteed with 400 linear feet per minute air flow.
- These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment (see Notes on Testing).
- For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
- 4. For devices using the synchronous enable, the device must be clocked after applying these voltages to perform this measurement.
- 5. Input and output capacitance measured on a sample basis.
- 6. The CMOS process does not provide a clamp diode. However, the CY7C245 is insensitive to -3V dc input levels and -5V undershoot pulses of less than 10 ns (measured at 50% point).




Switching Characteristics Over Operating Range

Parameters	Description	7C2	45-35	7C2	45-45	Units
1 arameters	Description	Min.	Max.	Min.	Max.	
tsa	Address Setup to Clock HIGH	35		45		ns
tHA	Address Hold from Clock HIGH	0		0		ns
tco	Clock HIGH to Valid Output		15		25	ns
tpwc	Clock Pulse Width	20		20		ns
tses	E _S Setup to Clock HIGH	15		15		ns
t _{HES}	E _S Hold from Clock HIGH	5		5		ns
t _{DI}	Delay from INIT to Valid Output		20		35	ns
t _{RI}	INIT Recovery to Clock HIGH	20		20		ns
tpWI	INIT Pulse Width	20		25		ns
tLZC	Active Output from Clock HIGH ^[1]		20		30	ns
tHZC	Inactive Output from Clock HIGH[1, 3]		20		30	ns
tLZE	Active Output from E LOW ^[2]		20		30	ns
tHZE	Inactive Output from E HIGH ^[2, 3]		20		30	ns


Notes:

- 1. Applies only when the synchronous (Es) function is used.
- 2. Applies only when the asynchronous (E) function is used.
- Transition is measured at steady state High level -500 mV or steady state Low level +500 mV on the output from the 1.5V level on the input with loads shown in Figure 1b.

AC Test Loads and Waveforms [5, 6, 7]



Equivalent to:




Functional Description

The CY7C245 is a CMOS Electrically Programmable Read Only Memory organized as 2048 words x 8-bits and is a pin-for-pin replacement for bipolar TTL fusible link PROMs. The CY7C245 incorporates a D-type, master-slave register on chip, reducing the cost and size of pipelined microprogrammed systems and applications where accessed PROM data is stored temporarily in a register. Additional flexibility is provided with a programmable synchronous (Es) or asynchronous (E) output enable and asynchronous initialization (INIT).

Upon power-up the state of the outputs will depend on the programmed state of the enable function $(\overline{E}_S \text{ or } \overline{E})$. If the synchronous enable (\overline{E}_S) has been programmed-in, the register will be in the set condition causing the outputs

- 4. Tests are performed with rise and fall times of 5 ns or less.
- 5. See Figure 1a for all switching characteristics except thz.
- 6. See Figure 1b for tHZ.
- 7. All device test loads should be located within 2" of device outputs.



 (O_0-O_7) to be in the OFF or high impedance state. If the asynchronous enable (E) is being used, the outputs will come up in the OFF or high impedance state only if the enable (E) input is at a HIGH logic level. Data is read by applying the memory location to the address inputs (A_0-A_{10}) and a logic LOW to the enable input. The stored data is accessed and loaded into the master flip-flops of the data register during the address set-up time. At the next LOW-to-HIGH transition of the clock (CP), data is transferred to the slave flip-flops, which drive the output buffers, and the accessed data will appear at the outputs (O_0-O_7) .

If the asynchronous enable (E) is being used, the outputs may be disabled at any time by switching the enable to a



Functional Description (Continued)

logic HIGH, and may be returned to the active state by switching the enable to a logic LOW.


If the synchronous enable (\overline{E}_S) is being used, the outputs will go to the OFF or high impedance state upon the next positive clock edge after the synchronous enable input is switched to a HIGH level. If the synchronous enable pin is switched to a logic LOW, the subsequent positive clock edge will return the output to the active state. Following a positive clock edge, the address and synchronous enable inputs are free to change since no change in the output will occur until the next low to high transition of the clock. This unique feature allows the CY7C245 decoders and sense amplifiers to access the next location while previously addressed data remains stable on the outputs.

System timing is simplified in that the on-chip edge triggered register allows the PROM clock to be derived directly from the system clock without introducing race conditions. The on-chip register timing requirements are similar to those of discrete registers available in the market.

The CY7C245 has an asynchronous initialize input (INIT). The initialize function is useful during power-up and timeout sequences and can facilitate implementation of other sophisticated functions such as a built-in "jump start" address. When activated the initialize control input causes the contents of a user programmed 2049th 8-bit word to be loaded into the on-chip register. Each bit is programmable and the initialize function can be used to load any desired combination of "1"s and "0"s into the register. In the unprogrammed state, activating INIT will generate a register CLEAR (all outputs LOW). If all the bits of the initialize word are programmed, activating INIT performs a register PRESET (all outputs HIGH).

Applying a LOW to the INIT input causes an immediate load of the programmed initialize word into the master and slave flip-flops of the register, independent of all other inputs, including the clock (CP). The initialize data will appear at the device outputs after the outputs are enabled by bringing the asynchronous enable (E) LOW.

Switching Waveforms




Notes on Testing


Incoming test procedures on these devices should be carefully planned, taking into account the high performance and output drive capabilities of the parts. The following notes may be useful.


- 1. Ensure that adequate decoupling capacitance is employed across the device V_{CC} and ground terminals. Multiple capacitors are recommended, including a 0.1 μ F or larger capacitor and a 0.01 μ F or smaller capacitor placed as close to the device terminals as possible. Inadequate decoupling may result in large variations of power supply voltage, creating erroneous function or transient performance failures.
- 2. Do not leave any inputs disconnected (floating) during any tests.
- 3. Do not attempt to perform threshold tests under AC conditions. Large amplitude, fast ground current transients normally occur as the device outputs discharge the load capacitances. These transients flowing through the parasitic inductance between the device ground pin and the test system ground can create significant reductions in observable input noise immunity.
- 4. Output levels are measured at 1.5V reference levels.
- Transition is measured at steady state HIGH level 500 mV or steady state LOW level + 500 mV on the output from the 1.5V level on inputs with load shown in Figure 1b.





Typical DC and AC Characteristics

























Device Programming

OVERVIEW:

These are three independent programmable functions contained in the 7C245 CMOS 2K x 8 Registered PROM; the 2K x 8 array, the initial byte, and the synchronous enable bit. All of the programming elements are "EPROM" cells, and are in an erased state when the device is shipped. This erased state manifests itself differently in each case. The erased state for ENABLE bit is the "ASYNCHRONOUS ENABLE" mode. The erased state for the "INITIAL

BYTE" is all "0's" or "LOW". The "INITIAL BYTE" may be accessed operationally thru the use of the initialize function. The 2K x 8 array uses a differential memory cell, with differential sensing techniques. In the erased state the cell contains neither a one nor a zero. The erased state of this array may be verified by using the "BLANK CHECK ONES" and "BLANK CHECK ZEROS" function, see Table 3.

DC Programming Parameters $T_A = 25^{\circ}C$

Table 1

Parameter	Description	Min.	Max.	Units
V _{PP} [1]	Programming Voltage	13.0	14.0	v
V _{CCP}	Supply Voltage	4.75	5.25	v
V _{IHP}	Input High Voltage	3.0		v
V _{ILP}	Input Low Voltage		0.4	v
V _{OH} [2]	Output High Voltage	2.4		v
V _{OL} [2]	Output Low Voltage		0.4	v
Ipp	Programming Supply Current		50	mA

AC Programming Parameters $T_A = 25^{\circ}C$

Table 2

Parameter	Description	Min.	Max.	Units
tpp	Programming Pulse Width	100	10,000	μs
t _{AS}	Address Setup Time	1.0		μs
t _{DS}	Data Setup Time	1.0		μs
t _{AH}	Address Hold Time	1.0		μs
t _{DH}	Data Hold Time	1.0		μs
t _R , t _F [3]	V _{PP} Rise and Fall Time	1.0		μs
tyD	Delay to Verify	1.0		μs
tvp	Verify Pulse Width	2.0		μs
t _{DV}	Verify Data Valid		1.0	μs
tDZ	Verify HIGH to High Z		1.0	μs

Notes:

- 1. V_{CCP} must be applied prior to V_{PP}.
- 2. During verify operation.
- 3. Measured 10% and 90% points.



Mode Selection

Table 3

			Pin Function					
Mode	Read or Output Disable	A ₂	СР	$\overline{\mathbf{E}}/\overline{\mathbf{E}}_{\mathbf{S}}$	INIT	A ₁	Outputs	
	Other	A ₂	PGM	VFY	V _{PP}	A ₁	(9-11, 13-17)	
	Pin	(6)	(18)	(19)	20	(7)		
Read[2,3]		X	X	v_{IL}	v_{IH}	X	Data Out	
Output D	isable ^[5]	X	X	V _{IH}	V _{IH}	х	High Z	
Program[1,4]	х	V _{ILP}	V _{IHP}	V _{PP}	х	Data In	
Program '	Verify[1,4]	х	V _{IHP}	V _{ILP}	V _{PP}	х	Data Out	
Program 1	Inhibit ^[1,4]	х	V _{IHP}	V _{IHP}	V _{PP}	х	High Z	
Intelligent	t Program ^[1,4]	х	V _{ILP}	V _{IHP}	V _{PP}	X	Data In	
Program S	Synch Enable ^[4]	V _{IHP}	V _{ILP}	V _{IHP}	V _{PP}	V _{PP}	High Z	
Program l	Initial Byte ^[4]	V _{ILP}	V _{ILP}	V _{IHP}	V _{PP}	V _{PP}	Data In	
Blank Che	eck Ones[1,4]	х	V _{PP}	V _{ILP}	V _{ILP}	Х	Ones	
Blank Che	eck Zeros[1,4]	х	V _{PP}	V _{IHP}	V _{ILP}	Х	Zeros	

Notes:

- 1. X = Don't care but not to exceed Vpp.
- 2. During read operation, the output latches are loaded on a "0" to "1" transition of CP.
- 3. If the registered device is being operated in a synchronous mode, pin 19 must be LOW prior to the "0" to "1" transition on CP (18) that loads the register.
- 4. During programming and verification, all unspecified pins to be at $V_{\rm IL,P}$.
- 5. If the registered device is being operated in a synchronous mode, pin 19 must be HIGH prior to the "0" to "1" transition on CP (18) that loads the register.




Figure 3. Programming Pinouts

The CY7C245 programming algorithm allows significantly faster programming than the "worst case" specification of 10 msec.

Typical programming time for a byte is less than 2.5 msec. The use of EPROM cells allows factory testing of programmed cells, measurement of data retention and erasure to ensure reliable data retention and functional performance. A flowchart of the algorithm is shown in Figure 4.

The algorithm utilizes two different pulse types: initial and overprogram. The duration of the PGM pulse (tpp) is 0.1 msec which will then be followed by a longer overprogram pulse of 24 (0.1) (X) msec. X is an iteration counter and is equal to the NUMBER of the initial 0.1 msec pulses applied before verification occurs. Up to four 0.1 msec pulses are provided before the overprogram pulse is applied.

The entire sequence of program pulses and byte verifications is performed at $V_{CCP} = 5.0V$. When all bytes have been programmed all bytes should be compared (Read mode) to original data with $V_{CC} = 5.0V$.






Figure 4. Programming Flowchart



Programming Sequence 2K x 8 Array

Power the device for normal read mode operation with pin 18, 19 and 20 at V_{IH}. Per Figure 6 take pin 20 to V_{PP}. The device is now in the program inhibit mode of operation with the output lines in a high impedance state; see Figures 5 and 6. Again per Figure 6 address program and verify one byte of data. Repeat this for each location to be programmed.

If the brute force programming method is used, the pulse width of the program pulse should be 10 ms, and each

location is programmed with a single pulse. Any location that fails to verify causes the device to be rejected.

If the intelligent programming technique is used, the program pulse width should be $100~\mu s$. Each location is ultimately programmed and verified until it verifies correctly up to and including 4 times. When the location verifies, one additional programming pulse should be applied of duration 24X the sum of the previous programming pulses before advancing to the next address to repeat the process.




Figure 5. PROM Programming Waveforms

Figure 6. Initial Byte Programming Waveforms

0016-11



Programming the Initial Byte

The CY7C245 registered PROM has a 2049th byte of data used to initialize the value of the register. This initial byte is value "0" when the part is received. If the user desires to have a value other than "0" for register initialization, this must be programmed into the 2049th byte. This byte is programmed in a similar manner to the 2048 normal bytes in the array except for two considerations. First, since all of the normal addresses of the part are used up, a super voltage will be used to create additional effective addresses. The actual address has Vpp on A1 pin 7, and V_{ILP} on A2, pin 6, per Table 3. The programming and verification of "INITIAL BYTE" is accomplished operationally by performing an initialize function.

Programming Synchronous Enable

The CY7C245 provides for both a synchronous and asynchronous enable function. The device is delivered in an asynchronous mode of operation and only requires that the user alter the device if synchronous operation is required. The determination of the option is accomplished thru the use of an EPROM cell which is programmed only if synchronous operation is required. As with the INITIAL byte, this function is addressed thru the use of a supervoltage. Per Table 3, Vpp is applied to pin 7 (A₁) with pin 6 (A₂) at V_{IHP}. This addresses the cell that programs synchronous enable. Programming the cell is accomplished with a 10 ms program pulse on pin 18 (PGM) but does not require any data as there is no choice as to how synchronous enable may be programmed, only if it is to be programmed.




Figure 7. Program Synchronous Enable

Verification of Synchronous Enable

Verification of the synchronous enable function is accomplished operationally. Power the device for read operation with pin 20 at V_{IH} , cause clock pin 18 to transition from V_{IL} to V_{IH} . The output should be in a High Z state. Take pin 20, \overline{ENABLE} , to V_{IL} . The outputs should remain in a high Z state. Transition the clock from V_{IL} to V_{IH} , the outputs should now contain the data that is present. Again set pin 19 to V_{IH} . The output should remain driven. Clocking pin 18 once more from V_{IL} to V_{IH} should place the outputs again in a High Z state.

Blank Check

A virgin device contains neither one's nor zero's because of the differential cell used for high speed. To verify that a PROM is unprogrammed, use the two blank check modes provided in Table 3. In both of these modes, address and read locations 0 thru 2047. A device is considered virgin if all locations are respectively "1's" and "0's" when addressed in the "BLANK ONES AND ZEROS" modes.

Because a virgin device contains neither ones nor zeros, it is necessary to program both one's and zero's. It is recommended that all locations be programmed to ensure that ambiguous states do not exist.



Ordering Information

Speed ns		- Orgering		Operating Range	
tSA	tco	Couc	Туре	Runge	
35	15	CY7C245-35PC CY7C245-35DC	P13 D14	Commercial	
45	25	CY7C245-45PC CY7C245-45DC CY7C245-45DMB	P13 D14 D14	Commercial Military	



1024 x 8 PROM

Features

- CMOS for optimum speed/ power
- High speed
 - 30 ns (commercial)
 - 45 ns (military)
- Low power
 - 495 mW (commercial)
 - 660 mW (military)
- EPROM technology 100% programmable
- Slim 300 mil or standard 600 mil packaging available
- 5V ±10% V_{CC}, commercial and military
- TTL compatible I/O
- Direct replacement for bipolar PROMs


• Capable of withstanding > 2000V static discharge

Product Characteristics

The CY7C281 and CY7C282 are high performance 1024 word by 8 bit CMOS PROMs. They are functionally identical, but are packaged in 300 mil and 600 mil wide packages respectively. The memory cells utilize proven EPROM floating gate technology and byte-wide intelligent programming algorithms.

The CY7C281 and CY7C282 are plugin replacements for bipolar devices and offer the advantages of lower power, superior performance and programming yield. The EPROM cell requires only 13.5V for the supervoltage and low current requirements allow for gang programming. The EPROM cells allow for each memory location to be tested 100%, as each location is written into, erased, and repeatedly exercized prior to encapsulation. Each PROM is also tested for AC performance to guarantee that after customer programming the product will meet DC and AC specification limits.

Reading is accomplished by placing an active low signal on \overline{CS}_1 and \overline{CS}_2 , and active high signals on CS_3 and CS_4 . The contents of the memory location addressed by the address lines (A_0-A_9) will become available on the output lines (O_0-O_7) .



Selection Guide

		7C281-30 7C282-30	7C281-45 7C282-45
Maximum Access Time (ns)		30	45
Maximum Operating	Commercial	100	90
Current (mA)	Military		120



Maximum Ratings

(Above which the useful life may be impaired)

(
Storage Temperature $\dots -65^{\circ}C$ to $+150^{\circ}C$
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage to Ground Potential (Pin 24 to Pin 12)
DC Voltage Applied to Outputs in High Z State $-0.5V$ to $+7.0V$
DC Input Voltage3.0V to +7.0V
DC Program Voltage (Pins 18, 20)14.0V

Static Discharge Voltage	> 2001 V
Latch-up Current	200 mA

Operating Range

Range	Ambient Temperature	$\mathbf{v}_{\mathbf{cc}}$
Commercial	0°C to +70°C	5V ± 10%
Military ^[1]	-55°C to +125°C	5V ± 10%

Electrical Characteristics Over the Operating Range

Parameters	Description	Test Conditions		7C281-30 7C282-30		7C281-45 7C282-45		Units
				Min.	Max.	Min.	Max.	
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -$	4.0 mA	2.4		2.4		v
V _{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 16$.0 mA		0.4		0.4	v
v_{IH}	Input HIGH Level ^[2]			2.0		2.0		v
v_{IL}	Input LOW Level ^[2]				0.8		0.8	v
I _{IX}	Input Current	$V_{CC} = Max., V_{CC} = C$	ND	-10	+ 10	-10	+ 10	μΑ
V _{CD}	Input Diode Clamp Voltage			Note 3		Note 3		
I _{OZ}	Output Leakage Current	$V_{OL} \leq V_{OUT} \leq V_{OH}$, (Output Disabled	-40	+40	-40	+40	μΑ
Ios	Output Short Circuit Current ^[4]	$V_{CC} = Max., V_{OUT} = GND$		-20	-90	-20	-90	mA
I_{CC}	Power Supply	$V_{CC} = Max.,$	Commercial		100		90	mA
•••	Current	$I_{OUT} = 0 \text{ mA}$	Military				120	mA

Capacitance^[5]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25$ °C, $f = 1$ MHz	5	pF
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	8	pr

Notes:

- 1. Extended Temperature operation guarenteed with 400 linear feet per minute of air flow.
- These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
- 3. The CMOS process does not provide a clamp diode.


- However, the CY7C281 & CY7C282 are insensitive to $-3V\,dc$ input levels and -5V undershoot pulses of less than 10 ns (measured at 50% point).
- For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
- 5. Measured on a sample base.



Switching Characteristics Over the Operating Range^[6]

Parameters	Description		CY7C281-30 CY7C282-30		CY7C281-45 CY7C282-45	
		Min.	Max.	Min.	Max.	
t _{AA}	Address to Output Valid		30		45	ns
tHZCS	Chip Select Inactive to High Z ^[7]		20		25	ns
t _{ACS}	Chip Select Active to Output Valid		20		25	ns

AC Test Loads and Waveforms








Figure 1a






Notes:


6. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, output loading of the specified I_{OL}/I_{OH} and loads shown in *Figure 1a*, 1b.


^{7.} tHZCS is tested with load shown in Figure 1b. Transition is measured at steady state High level +500 mV or steady state Low level +500 mV on the output from the 1.5V level on the input.





Typical DC and AC Characteristics





















Figure 3. Programming Pinout

0009-8





The CY7C281 and CY7C282 programming algorithm allows significantly faster programming than the "worst case" specification of 10 msec.

Typical programming time for a byte is less than 2.5 msec. The use of EPROM cells allows factory testing of programmed cells, measurement of data retention and erasure to ensure reliable data retention and functional performance. A flowchart of the algorithm is shown in Figure 4.

The algorithm utilizes two different pulse types: initial and overprogram. The duration of the PGM pulse (tpp) is 0.1 msec which will then be followed by a longer overprogram pulse of 24 (0.1) (X) msec. X is an iteration counter and is equal to the NUMBER of the initial 0.1 msec pulses applied before verification occurs. Up to four 0.1 msec pulses are provided before the overprogram pulse is applied.

The entire sequence of program pulses and byte verification is performed at $V_{CC} = 5.0$. When all bytes have been programmed all bytes should be compared (Read mode) to original data with $V_{CC} = 5.0$ V.

Figure 4. Programming Flowchart



Programming Information

The 7C281 and 7C282 1K x 8 CMOS PROMs are implemented with a differential EPROM memory cell. The PROMS are delivered in an erased state, containing neither "1s" nor "0s". This erased condition of the array may be assessed using the "BLANK CHECK ONES" and "BLANK CHECK ZEROS" function, see below.

Blank Check

A virgin device contains neither ones nor zeros because of the differential cell used for high speed. To verify that a PROM is unprogrammed, use the two blank check modes provided in Table 3. In both of these modes, address and read locations 0 thru 1023. A device is considered virgin if all locations are respectively "1s" and "0s" when addressed in the "BLANK ONES AND ZEROS" modes.

Because a virgin device contains neither ones nor zeros, it is neccessary to program both ones and zeros. It is recommended that all locations be programmed to ensure that ambiguous states do not exist.

DC Programming Parameters $T_A = 25^{\circ}C$

Table 1

Parameter	Description	Min.	Max.	Units
V _{PP}	Programming Voltage[1]	13.0	14.0	v
V _{CCP}	Supply Voltage	4.75	5.25	v
V _{IHP}	Input HIGH Voltage	3.0		v
V _{ILP}	Input LOW Voltage		0.4	v
V _{OH}	Output HIGH Voltage ^[2]	2.4		v
V _{OL}	Output LOW Voltage ^[2]		0.4	v
Ipp	Programming Supply Current	1	50	mA

AC Programming Parameters T_A = 25°C

Table 2

Parameter	Description	Min.	Max.	Units
tpp	Programming Pulse Width ^[3]	100	10,000	μs
t _{AS}	Address Setup Time	1.0		μs
t _{DS}	Data Setup Time	1.0		μs
t _{AH}	Address Hold Time	1.0		μs
t _{DH}	Data Hold Time	1.0		μs
t _R , t _F	V _{PP} Rise and Fall Time ^[3]	1.0		μs
tVD	Delay to Verify	1.0		μs
typ	Verify Pulse Width	2.0		μs
t _{DV}	Verify Data Valid		1.0	μs
tDZ	Verify to High Z		1.0	μs

Notes:

- 1. V_{CCP} must be applied prior to V_{PP}.
- 2. During verify operation.

3. Measured 10% and 90% points.



Mode Selection

Table 3

Mode	Read or Output Disable	CS ₄	CS ₃	CS ₂	$\overline{\text{CS}}_1$	Outputs
	Other	PGM	VFY	V _{PP}	$\overline{\text{CS}}_1$	(9-11, 13-17)
	Pin Number	(18)	(19)	(20)	(21)	
Read		v_{IH}	V _{IH}	v_{IL}	v_{IL}	Data Out
Output D	isable ^[4]	x	x	v_{IH}	X	High Z
Output D	isable ^[4]	x	v_{IL}	X	X	High Z
Output D	isable ^[4]	v_{IL}	X	X	x	High Z
Output D	isable ^[4]	X	x	X	V _{IH}	High Z
Program		V _{ILP}	V _{IHP}	V _{PP}	V _{ILP}	Data In
Program V	Verify	V _{IHP}	V _{ILP}	V _{PP}	V _{ILP}	Data Out
Program l	Inhibit	V _{IHP}	V _{IHP}	V _{PP}	V _{ILP}	High Z
Intelligent	t Program	V _{ILP}	V _{IHP}	V _{PP}	V _{ILP}	Data In
Blank Che	eck Ones	V _{PP}	V _{ILP}	V _{ILP}	V _{ILP}	Ones
Blank Che	eck Zeros	V _{PP}	V _{IHP}	V _{ILP}	V _{ILP}	Zeros

Notes:

Programming Sequence 1K x 8

Power the device for normal read mode operation with pin 18, 19, 20, and 21 at $V_{\rm IH}$. Per Figure 5 take pin 20 to $V_{\rm PP}$. The device is now in the program inhibit mode of operation with the output lines in a high impedance state; see Tables 3 and 4. Again per Figure 5 address program and verify one byte of data. Repeat this for each location to be programmed.

If the brute force programming method is used, the pulse width of the program pulse should be 10 ms, and each

5. During programming and verification, all unspecified pins to be at $V_{\rm ILP}$.

location is programmed with a single pulse. Any location that fails to verify causes the device to be rejected.

If the intelligent programming technique is used, the program pulse width should be 100 μ s. Each location is ultimately programmed and verified until it verifies correctly up to and including 4 times. When the location verifies, one additional programming pulse should be applied of duration 24 \times the sum of the previous programming pulses before advancing to the next address to repeat the process.




Figure 5. Programming Waveforms

^{4.} X = Don't care but not to exceed $V_{CC} + 5\%$.



Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
30 ns	CY7C281-30PC	P13	Commercial
	CY7C282-30PC	P11	
	CY7C281-30DC	D14	
	CY7C281-30LC	L64	
	CY7C282-30DC	D12	
45 ns	CY7C281-45PC	P13	Commercial
	CY7C282-45PC	P11	
	CY7C281-45DC	D14	
	CY7C281-45LC	L64	
	CY7C282-45DC	D12	
45 ns	CY7C281-45DMB	D14	Military
	CY7C281-45LMB	L64	1
	CY7C282-45DMB	D12	



2048 x 8 PROM

Features

- CMOS for optimum speed/power
- High speed
 - 35 ns (commercial)
 - 50 ns (military)
- Low power
 - 495 mW (commercial)
 - 660 mW (military)
- EPROM technology 100% programmable
- Slim 300 mil or standard 600 mil packaging available
- $\bullet~5V~\pm10\%~V_{CC},$ commercial and military
- TTL compatible I/O


- Direct replacement for bipolar PROMs
- Capable of withstanding > 2000V static discharge

Product Characteristics

The CY7C291 and CY7C292 are high performance 2048 word by 8 bit CMOS PROMs. They are functionally identical, but are packaged in 300 mil and 600 mil wide packages respectively. The memory cells utilize proven EPROM floating gate technology and byte-wide intelligent programming algorithms.

The CY7C291 and CY7C292 are plugin replacements for bipolar devices and offer the advantages of lower power, superior performance and programming yield. The EPROM cell requires only 13.5V for the supervoltage and low current requirements allow for gang programming. The EPROM cells allow for each memory location to be tested 100%, as each location is written into, erased, and repeatedly exercised prior to encapsulation. Each PROM is also tested for AC performance to guarantee that after customer programming the product will meet DC and AC specification limits.

Reading is accomplished by placing an active LOW signal on \overline{CS}_1 , and active HIGH signals on CS_2 and CS_3 . The contents of the memory location addressed by the address lines (A_0-A_{10}) will become available on the output lines (O_0-O_7) .



Selection Guide

		7C291-35 7C292-35	7C291-50 7C292-50
Maximum Access Time (ns)		35	50
Maximum Operating	Commercial	100	90
Current (mA)	Military		120



Maximum Ratings

(Above which the useful life may be impaired)

• • •
Storage Temperature $\ldots -65^{\circ} C$ to $+150^{\circ} C$
Ambient Temperature with Power Applied -55° C to $+125^{\circ}$ C
Supply Voltage to Ground Potential (Pin 24 to Pin 12)0.5V to $+7.0V$
DC Voltage Applied to Outputs in High Z State0.5V to $+7.0V$
DC Input Voltage $\dots -3.0V$ to $+7.0V$
DC Program Voltage (Pins 18, 20)14.0V

Static Discharge Voltage(per MIL-STD-883, Method 3015.2)	>2001V
Latchup Current	200 mA

Operating Range

Range	Ambient Temperature	$\mathbf{v}_{\mathbf{c}\mathbf{c}}$
Commercial	0°C to +70°C	5V ± 10%
Military[1]	-55°C to + 125°C	5V ± 10%

Electrical Characteristics Over the Operating Range

Parameters	Description	Test Conditions		7C291-35 7C292-35		7C291-50 7C292-50		Units
				Min.	Max.	Min.	Max.	
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} =$	= -4.0 mA	2.4		2.4		V
V _{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} =$	= 16.0 mA		0.4		0.4	v
V _{IH}	Input HIGH Level ^[2]			2.0		2.0		v
v_{IL}	Input LOW Level ^[2]				0.8		0.8	v
I _{IX}	Input Current	$V_{CC} = Max., V_{CC}$	$V_{CC} = Max., V_{CC} = GND$		+ 10	-10	+ 10	μΑ
v_{CD}	Input Diode Clamp Voltage			Note 3		Note 3		
I _{OZ}	Output Leakage Current	$V_{OL} \leq V_{OUT} \leq V_{OUT}$	OH, Output Disabled	-40	+40	-40	+40	μΑ
Ios	Output Short Circuit Current ^[4]	$V_{CC} = Max., V_{OUT} = GND$		-20	-90	-20	-90	mA
I_{CC}	Power Supply	$V_{CC} = Max.,$	Commercial		100		90	mA
100	Current	$I_{OUT} = 0 \text{ mA}$	Military				120	mA

Capacitance^[5]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25$ °C, $f = 1$ MHz	5	
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	8	pF

Notes:


- 1. Extended temperature operation guaranteed with 400 linear feet per minute of air flow.
- These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
- 3. The CMOS process does not provide a clamp diode. However, the CY7C291 & CY7C292 are insensitive to -3V dc input levels and -5V undershoot pulses of less than 10 ns (measured at 50% point).
- For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
- 5. Measured on a sample basis.



Switching Characteristics Over the Operating Range^[6]

Parameters	Description	1	CY7C291-35 CY7C292-35		CY7C291-50 CY7C292-50	
		Min.	Max.	Min.	Max.	
t _{AA}	Address to Output Valid		35		50	ns
tHZCS	Chip Select Inactive to High Z ^[7]		25		25	ns
t _{ACS}	Chip Select Active to Output Valid		25		25	ns

AC Test Loads and Waveforms







Figure 1a

Figure 1b

Equivalent to: THÉVENIN EQUIVALENT 100 Ω 0 2.0 V






0008-7


Notes:


- 6. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, output loading of the specified I_{OL}/I_{OH} and loads shown in *Figures 1a*, *1b*.
- 7. t_{HZCS} is tested with load shown in Figure 1b. Transition is measured at steady state High level 500 mV or steady state Low level + 500 mV on the output from the 1.5V level on the input.





Typical DC and AC Characteristics





















Figure 3. Programming Pinout



The CY7C291 and CY7C292 programming algorithm allows significantly faster programming than the "worst case" specification of 10 msec. Typical programming time for a byte is less than 2.5 msec. The use of EPROM cells allows factory testing of programmed cells, measurement of data retention and erasure to ensure reliable data retention and functional performance. A flowchart of the algorithm is shown in Figure 4. The algorithm utilizes two different pulse types: initial and overprogram. The duration of the PGM pulse (tpp) is 0.1 msec which will then be followed by a longer overprogram pulse of 24 (0.1) (X) msec. X is an iteration counter and is equal to the NUMBER of the initial 0.1 msec pulses applied before verification occurs. Up to four 0.1 msec pulses are provided before the overprogram pulse is applied.

The entire sequence of program pulses and byte verification is performed at $V_{CCP} = 5.0V$. When all bytes have been programmed all bytes should be compared (Read mode) to original data with $V_{CC} = 5.0V$.

Figure 4. Programming Flowchart



Programming Information

The 7C291 and 7C292 2K x 8 CMOS PROMs are implemented with a differential EPROM memory cell. The PROMs are delivered in an erased state, containing neither "1s" nor "0s". This erased condition of the array may be assessed using the "BLANK CHECK ONES" and "BLANK CHECK ZEROS" function, see below.

Blank Check

A virgin device contains neither ones nor zeros because of the differential cell used for high speed. To verify that a PROM is unprogrammed, use the two blank check modes provided in Table 3. In both of these modes, address and read locations 0 thru 2047. A device is considered virgin if all locations are respectively "1s" and "0s" when addressed in the "BLANK ONES AND ZEROS" modes.

Because a virgin device contains neither ones nor zeros, it is necessary to program both ones and zeros. It is recommended that all locations be programmed to ensure that ambiguous states do not exist.

DC Programming Parameters $T_A = 25^{\circ}C$

Table 1

Parameter	Description	Min.	Max.	Units
V _{PP}	Programming Voltage[1]	13.0	14.0	v
V _{CCP}	Supply Voltage	4.75	5.25	v
V _{IHP}	Input HIGH Voltage	3.0		v
V _{ILP}	Input LOW Voltage		0.4	v
V _{OH}	Output HIGH Voltage ^[2]	2.4		v
V _{OL}	Output LOW Voltage ^[2]		0.4	v
Ірр	Programming Supply Current		50	mA

AC Programming Parameters $T_A = 25^{\circ}C$

Table 2

Parameter	Description	Min.	Max.	Units
tpp	Programming Pulse Width[3]	100	10,000	μs
tAS	Address Setup Time	1.0		μs
t _{DS}	Data Setup Time	1.0		μs
t _{AH}	Address Hold Time	1.0		μs
t _{DH}	Data Hold Time	1.0		μs
t _R , t _F	Vpp Rise and Fall Time[3]	1.0		μs
tyD	Delay to Verify	1.0		μs
typ	Verify Pulse Width	2.0		μs
t _{DV}	Verify Data Valid		1.0	μs
t _{DZ}	Verify to High Z		1.0	μs

Notes:

- 1. V_{CCP} must be applied prior to V_{PP}.
- 2. During verify operation.

3. Measured 10% and 90% points.



Mode Selection

Table 3

			Pin Function		
Mode	Read or Output Disable	CS ₃	CS ₂	₹S ₁	Outputs
	Other	PGM	VFY	V _{PP}	(9-11, 13-17)
	Pin Number	(18)	(19)	(20)	
Read		v_{IH}	V _{IH}	v_{IL}	Data Out
Output Dis	sable ^[4]	х	х	V _{IH}	High Z
Output Dis	sable ^[4]	х	v_{IL}	x	High Z
Output Dis	sable ^[4]	V _{IL}	х	Х	High Z
Program		V _{ILP}	V _{IHP}	V _{PP}	Data In
Program V	erify	V _{IHP}	V _{ILP}	V _{PP}	Data Out
Program I	nhibit	V _{IHP}	V _{IHP}	V _{PP}	High Z
Intelligent	Program	V _{ILP}	V _{IHP}	V _{PP}	Data In
Blank Che	ck Ones	V _{PP}	V_{ILP}	V _{ILP}	Ones
Blank Che	ck Zeros	V _{PP}	V _{IHP}	V _{ILP}	Zeros

Notes:

5. During programming and verification, all unspecified pins to be at $V_{\rm ILP}$.

Programming Sequence 2K x 8

Power the device for normal read mode operation with pin 18, 19 and 20 at V_{IH}. Per Figure 5 take pin 20 to V_{PP}. The device is now in the program inhibit mode of operation with the output lines in a high impedance state; see Table 3. Again per Figure 5 address, program, and verify one byte of data. Repeat this for each location to be programmed.

If the brute force programming method is used, the pulse width of the program pulse should be 10 ms, and each

location is programmed with a single pulse. Any location that fails to verify causes the device to be rejected.

If the intelligent programming technique is used, the program pulse width should be $100~\mu s$. Each location is ultimately programmed and verified until it verifies correctly up to and including 4 times. When the location verifies, one additional programming pulse should be applied of duration 24~x the sum of the previous programming pulses before advancing to the next address to repeat the process.




Figure 5. Programming Waveforms

^{4.} X = Don't care but not to exceed $V_{CC} + 5\%$.



Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
35 ns	CY7C291-35PC	P13	Commercial
	CY7C292-35PC	P11	
	CY7C291-35DC	D14	
	CY7C291-35LC	L64	
	CY7C292-35DC	D12	
50 ns	CY7C291-50PC	P13	Commercial
	CY7C292-50PC	P11	
	CY7C291-50DC	D14	
	CY7C291-50LC	L64	
	CY7C292-50DC	D12	
50 ns	CY7C291-50DMB	D14	Military
	CY7C291-50LMB	L64	•
	CY7C292-50DMB	D12	

CYPRESS SEMICONDUCTOR

PROM Programming Information

Introduction

PROMs or Programmable Read Only Memories have existed since the early 1970's and continue to provide the highest speed non-volatile form of semiconductor memory available. Until the introduction of CMOS PROMs from Cypress, all PROMs were produced in bipolar technology, because bipolar technology provided the highest possible performance at an acceptable cost level. All bipolar PROMs use a fuse for the programming element. The fuses are in tact when the product is delivered to the user, and may be programmed or written once with a pattern and used or read infinitely. The fuses are literally blown using a high current supplied by a Programming System. Since the fuses may only be blown or programmed once, they may not be programmed during test. In addition, since they may not be programmed until the user determines the pattern, they may not be completely tested prior to shipment from the supplier. This inability to completely test, results in less than 100% yield during programming and use by the customer for two reasons. First, some percentage of the product fails to program. These devices fall out during the programming operation, and although a nuisance are easily identified. Additional yield is lost because the device fails to perform even though it programs correctly. This failure is normally due to the device being too slow. This is a more subtle failure, and can only be found by 100% post program AC testing, or even worse by trouble shooting an assembled board or system.

Cypress CMOS PROMs use an EPROM programming mechanism. This technology has been in use in MOS technologies since the early 1970s. However, as with most MOS technologies the emphasis has been on density, not performance. CMOS at Cypress is as fast as or faster than Bipolar and coupled with EPROM, becomes a viable alternative to bipolar PROMs from a performance point-ofview. In the arena of programming, EPROM has some significant advantages over fuse technology. EPROM cells are programmed by injecting charge on an isolated gate which permanently turns off the transistor. This mechanism can be reversed by irradiating the device with ultraviolet light. The fact that programming can be erased, totally changes the testing and programming situation and philosophy. All cells can be programmed during the manufacturing process and then erased prior to packaging and subsequent shipment. While these cells are programmed, the performance of each cell in the memory can be tested allowing the shipment of devices that program every time, and will perform as specified when programmed.

Programmable Technology

EPROM Process Technology

EPROM technology employs a floating or isolated gate between the normal control gate and the source/drain region of a transistor. This gate may be charged with electrons during the programming operation and when charged with electrons, the transistor is permanently turned off. When uncharged (the transistor is unprogrammed) the device may be turned on and off normally with the control gate. The state of the floating gate, charged or uncharged, is permanent because the gate is isolated in an extremely pure oxide. The charge may be

removed if the device is irradiated with ultraviolet energy in the form of light. This ultraviolet light allows the electrons on the gate to recombine and discharge the gate. This process is repeatable and therefore can be used during the processing of the device repeatedly if necessary to assure programming function and performance.

Two Transistor Cells

In order to provide an EPROM cell that is as fast as the fuse technology employed in bipolar processes, Cypress uses a two transistor EPROM cell. One transistor is optimized for reliable programming, and one transistor is optimized for high speed. The floating gates are connected such that charge injected on the floating gate of the programming transistor is conducted to the read transistor, biasing it off.

Differential Memory Cells

A second area that high speed CMOS PROM design technology differs from conventional high density EPROM designs is in the area of differential cell/differential sensing versus single ended cell/differential sensing with a dummy cell

In a conventional high density EPROM a single EPROM transistor is used to switch the input to one side of a differential sense amplifier. The other side of the sense amplifier is biased at an intermediate level with a dummy cell. An unprogrammed EPROM transistor will conduct and drive the sense amplifier to a logic "0". A programmed EPROM transistor will not conduct, and consequently drives the sense amplifier to a logic "1". A conventional EPROM cell therefore is delivered with a specific state "0" or "1" in it depending on the number of inversions after the sense amplifier and can always be programmed to the opposite state. Access time in this conventional approach is heavily dependent on the time the selected EPROM transistor takes to move the input of the sense amplifier from a quiescent condition to the threshold that the dummy cell is biasing the second input to the sense amplifier. This bias is several volts, and requires a significant delay before the sense amplifier begins to react.

Cypress PROMs employ a true differential cell approach, with EPROM cells attached to both inputs of the sense amplifier. As indicated above, the read transistor which is optimized for speed is actually the transistor attached to the sense amplifier. In the erased state, both EPROM transistors conduct when selected eccentrically biasing the input of the sense amplifier at the same level. If the inputs were at identical levels, the output of the sense amplifier would be in a mestastable condition or, neither a "1" nor "0". In actual practice the natural bias and high gain of the sense amplifier combine to cause the output to favor one or the other stable conditions. The difference between the two conditions is however only a few millivolts and the memory cell should be considered to contain neither a "1" nor a "0". As a result of this design approach, the memory cell must be programmed to either a "1" or a "0" depending on the desired condition and the conventional BLANK CHECK mechanism is invalid. The benefit of the approach however is that only a small differential signal from the cell begins the sense amplifier switching and the access time of the memory is extremely fast.



PROM Programming Information (Continued)

Programming Algorithim Byte Addressing and Programming

All Cypress CMOS PROMs are addressed and programmed on a byte basis unlike the bipolar products that they replace. The address lines used to access the memory in a read mode are the same for programming, and the address map is identical. The information to be programmed into each byte is presented on the data out pins during the programming operation and the data is read from these same pins for verification that the byte has been programmed.

Blank Check

Since a differential cell contains neither a "1" nor a "0" before it is programmed, the conventional BLANK CHECK is not valid. For this reason, all Cypress CMOS PROMs contain a special BLANK CHECK mode of operation. Blank check is performed by separately examining the "0" and "1" sides of the differential memory cell to determine whether either side has been independently programmed. This is accomplished in two passes one comparing the "0" side of the differential cell against a reference voltage applied to the opposite side of the sense amplifier and then repeating this operation for the "1"s side of the cell. The modes are called BLANK CHECK ONES, and BLANK CHECK ZEROS. These modes are entered by the application of a supervoltage to the device.

Programming the Data Array

Programming is accomplished by applying a supervoltage to one pin of the device causing it to enter the programming mode of operation. This also provides the programming voltage for the cells to be programmed. In this mode of operation, the address lines of the device are used to address each location to be programmed, and the data is presented on the pins normally used for reading the contents of the device. Each device has a READ and a WRITE pin in the programming mode. These are active low signals and cause the data on the output pins to be written into the addressed memory location in the case of the WRITE signal or read out of the device in the case of the READ signal. When both the READ and WRITE signals are high, the outputs are disabled and in a high impedance state. Programming therefore is accomplished by placing data on the output pins, and writing it into the addressed location with the WRITE signal. Verification of data is accomplished by reading the information on the output pins while the READ signal is active.

The timing for actual programming is supplied in the unique programming specification for each device.

Special Features

Depending on the specific CMOS PROM in question, additional features that require programming may be available to the designer. Two of these features are a Programmable INITIAL BYTE and Programmable SYNCHRONOUS/ASYNCHRONOUS ENABLE available in some of the registered devices. Like programming the array, these features make use of EPROM cells and are programmed in a similar manner, using supervoltages. The specific timing and programming requirements are specified in the data sheet of the device employing the feature.

Programming Support

Programming support for Cypress CMOS PROMs is available from a number of programmer manufacturers some of which are listed below.

Data I/O

Programmer Model 29 Unipak II

Data I/O Corporation 10525 Willows Rd. N.E. P.O. Box 97046 Redmond, WA 98073-9746 (206) 881-6444

Stag

Programmer PPZ

Stag Microsystems 528-5 Weddell Dr. Sunnyvale, CA 94089 (408) 745-1991

Sunrise Systems

Programmer Model Z-1000 B

Sunrise Systems 524 S. Vermont Glendora, CA 91740 (818) 914-1926

Wavetek Digilec Programmer Model 803

Wavetek Digilec 586 Weddell Dr. Suite 1 Sunnyvale, CA 94089 (408) 745-0722

PRODUCT ====================================
STATIC RAMS 2
 PROMS = 3
PALS ====================================
LOGIC5
APPENDICES ====================================



Section Contents

PALs (Programmable Array Logic)		Page Number
Introduction to PALs		4-1
Device Number	Description	
PAL 20A Series	16R8A, 16R6A, 16R4A, 16L8A, 16R8A-2, 16R6A-2, 16R4A-2, 16L8A-2	4-3
PAL C 20A Series	PAL C 16R8A, PAL C 16R6A, PAL C 16R4A, PAL C 16L8A	
PAL C 22V10	CMOS PAL Device	
PAL C 32V10	CMOS PAL Device	
PAL Programming Inform	nation	4-38



Cypress PAL Family Features

Cypress Semiconductor's PAL® family offers the user the next generation in Programmable Array Logic (PAL) devices that are based on our high performance 1.2 µ CMOS process. These devices offer the user the power saving of a CMOS-based process, with delay times equivalent to those previously found only in bipolar devices. No fuses are used in Cypress' PAL family, rather all devices are based on an EPROM cell to facilitate programming. By using an EPROM cell instead of fuses, programming yields of 100% can be expected since all devices are functionally tested and erased prior to packaging. Therefore, no programming yield loss can be expected by the user.

The EPROM cell used by Cypress serves the same purpose as the fuse used in most bipolar PAL devices. Before programming, the AND gates or Product Terms are connected via the EPROM cells to both the true and complement inputs. When the EPROM cell is programmed, the inputs from a gate or Product Term are disconnected. Programming alters the transistor threshold of each cell so that no conduction can occur, which is equivalent to disconnecting the input from the gate or Product Terms. This is similar to "blowing" the fuses of a bipolar device which disconnects the input gate from the Product Term. Selective programming of each of these EPROM cells enables the specific logic function to be implemented by the user.


The programmability of Cypress' PALs allows the user to customize every device in a number of ways to implement their unique logic requirements. Using PALs in place of SSI or MSI components results in more effective utilization of boardspace, reduced cost and increased reliability. The flexibility afforded by these PALs allows the designer to quickly and effectively implement a number of logic functions ranging from random logic gate replacement to complex combinatorial logic functions.

The PAL family implements the familiar "sum of products" logic by using a programmable AND array whose output terms feed a fixed OR array. The sum of these can be expressed in a Boolean transfer function and is limited only by the number of product terms available in the AND-OR array. A variety of different sizes and architectures are available. This allows for more efficient logic optimization by matching input, output and product terms to the desired application.

PAL Notation

To reduce confusion and to have an orderly way of representing the complex logic networks, logic diagrams are provided for the various part types. In order to be useful, Cypress logic diagrams employ a common logic convention that is easy to use. Figure 1 shows the adopted convention. In Figure 1, an "x" represents an unprogrammed EPROM cell that is used to perform the logical AND operation upon the input terms. The convention adopted does not imply that the input terms are connected on the common line that is indicated. A further extension of this convention is shown in Figure 2 which shows the implementation of a simple transfer function. The normal logic representation of the transfer function logic convention is shown in Figure 3.

PAL® is a registered trademark of Monolithic Memories, Inc.






Figure 2




Figure 3



Introduction to PALs (Continued)

PAL Circuit Configurations

Cypress PALs have several different output configurations that cover a wide spectrum of applications. The available output configurations offer the user the benefits of both lower package counts and reduced costs when used. This approach allows the designer to select a PAL that best fits the needs of their application. An example of some of the configurations that are available are listed below.


Programmable I/O


The programmable I/O offered in the Cypress PAL family allows product terms to directly control the outputs of the device. One product term is used to directly control the three-state output buffer, which then gates the summation of the remaining terms to the output pin. The output of this summation can be fed back into the PAL as an input to the

array. This programmable I/O feature allows the PAL to drive the output pin when the three-state output is enabled or, the I/O pin can be used as an input to the array when the three-state output is disabled.

Registered Outputs with Feedback

The registered output offered on a number of the Cypress PALs allows this circuit to function as a state sequencer. The summation of the product terms is stored in the Dtype output flip-flop on the rising edge of the system clock. The Q output of the flip-flop can then be gated to the output pin by enabling the three-state output buffer. The output of the flip-flop can also be fed back into the array as an input term. The output feedback feature allows the PAL to remember and then alter its function based upon that state. This circuit can be used to execute such functions as counting, skip, shift and branch.





0024-5



16R8A, 16R6A, 16R4A, 16L8A, 16R8A-2, 16R6A-2, 16R4A-2, 16L8A-2

Features

- Fast
 - A Series: $t_{PD} = 25 \text{ ns}$, $t_{CO} = 15 \text{ ns}$, $t_{S} = 20 \text{ ns}$ max.
 - A-2 Series: $t_{PD} = 35$ ns, $t_{CO} = 25$ ns, $t_{S} = 30$ ns max.
- Low power
 - I_{CC} max.: 90 mA, A-2 series
 - ICC max.: 135 mA, A Series
- Commercial and military temperature range
- Low cost solution
 - Faster design cycle
 - Reduces board space/chip count
 - Highly flexible design tool
- Highly reliable
 - Uses proven EPROM technology
 - Fully AC and DC tested
 - Security feature prevents logic pattern duplication
 - > 2000V input protection for electrostatic discharge
 - ± 10% power supply voltage and higher noise immunity

Functional Description

Cypress PAL® devices are high speed electrically programmable logic elements. These devices utilize the sum of products (AND-OR) structure providing users the ability to program custom logic functions for unique requirements.

In an unprogrammed state the AND gates are connected via EPROM cells to both the true and complement of every input. By selectively programming the EPROM cells, AND gates may be connected to either the true or complement or disconnected from both true and complement inputs.


Cypress PAL Series 20 family uses an advanced 1.2 micron CMOS technology and a proven EPROM cell as the programmable element. This technology and the inherent advantage of being able to program and erase each cell enhances the reliability and testability of the circuit. This reduces the burden on the customer to test and to handle rejects.

A preload function allows the registered outputs to be preset to any pattern during testing. Preload is important for testing the functionality of the Cypress PAL device.

Cypress Pal devices are implemented with a sum-of-products (AND-OR) architecture. The Cypress PAL 20 family provides variable I/O configurations (the 16R4, 16R6 and 16R8) with either 4, 6, or 8 registered outputs with feedback. The purely combinatorial member is the 16L8.

The entire PAL family can be programmed on inexpensive conventional PROM/EPROM programmers with appropriate personality or socket adapters. Once the PAL device is programmed, one additional location can be programmed to prohibit logic pattern verification. This feature gives the user additional protection to safeguard his proprietary logic. This feature is highly reliable and due to EPROM technology makes it impossible to visually read the programmed cell locations.

PAL® is a registered trademark of Monolithic Memories Inc.





PAL Selection Guide

Generic				I _{CC}	tpD	ns	t _S ns		t _{CO} ns	
Part Number	Logic	Output Enable	Outputs	mA	СОМ	MIL	СОМ	MIL	СОМ	MIL
16L8A	(8) 7-wide AND-OR-Invert	Programmable	(6)Bidirectional (2) Dedicated	135	25	30	_	_	_	_
16R8A	(8) 8-wide AND-OR	Dedicated	Registered Inverting	135	_	_	20	25	15	20
_	(6) 8-wide AND-OR	Dedicated	Registered Inverting							
16 R 6A	(2) 7-wide AND-OR-Invert	Programmable	Bidirectional	135	25	30	20	25	15	20
	(4) 8-wide AND-OR	Dedicated	Registered Inverting							
16 R4A	(4) 7-wide AND-OR-Invert	Programmable	Bidirectional	135	25	30	20	25	15	20
16L8A-2	(8) 7-wide AND-OR-Invert	Programmable	(6) Bidirectional (2) Dedicated	90	35	40	_	_	_	_
16R8A-2	(8) 8-wide AND-OR	Dedicated	Registered Inverted	90	_	_	30	35	25	25
	(6) 8-wide AND-OR	Dedicated	Registered Inverting							
16R6A-2	(2) 7-wide AND-OR-Invert	Programmable	Bidirectional	90	35	40	30	35	25	25
	(4) 8-wide AND-OR	Dedicated	Registered Inverting							
16R4A-2	(4) 7-wide AND-OR-Invert	Programmable	Bidirectional	90	35	40	30	35	25	25

Maximum Ratings (Above which the useful life may be impaired)

Storage Temperature65°C to	- 150°C
Ambient Temperature with Power Applied55°C to	- 125°C
Supply Voltage to Ground Potential (Pin 20 to Pin 10)0.5V to	+ 7.0 V
DC Voltage Applied to Outputs in High Z State0.5V to	+ 7.0V
DC Input Voltage $\dots \dots -3.0V$ to	+7.0V
Output Current into Outputs (Low)	24 mA

DC Programming Voltage14.0V
Static Discharge Voltage>2001V (per MIL-STD-883 Method 3015.2)
Latchup Current>200 mA

Operating Range

Range	Ambient Temperature	v _{cc}	
Commercial	0°C to +70°C	5V ± 10%	
Military ^[6]	-55°C to +125°C	5V ± 10%	

Electrical Characteristics Over Operating Range (Unless Otherwise Noted)

Parameters	Description	Test Conditions				Max.	Units
V _{OH}	Output HIGH Voltage	$V_{CC} = Min.$	$I_{OH} = -3.2 \text{ mA}$	Commercial	2.4		v
• ОН	Output HIGH Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -2 \text{ mA}$	Military	2.4		
VOL	Output LOW Voltage	$V_{CC} = Min.$	$I_{OL} = 24 \text{ mA}$	Commercial		0.4	v
VOL	Output LOW Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 12 \text{ mA}$	Military		0.4	V
v_{IH}	Input HIGH Level	Guaranteed Input Logical HIGH ^[2] Voltage for all Inputs			2.0		V
v_{IL}	Input LOW Level	Guaranteed Input Logical LOW ^[2] Voltage for all Inputs				0.8	V
I_{IX}	Input Leakage Current	$V_{SS} \leq V_{IN} \leq V_{CC}[1]$			-10	10	μΑ
V _{PP}		Programming Voltage @ I _{PP} = 50 mA Max.			13.0	14.0	V
I _{SC}	Output Short Circuit Current	$V_{CC} = Max., V_{OUT} = 0.5V[3]$				-300	mA
T	Dames Sumalu Cumant	All Inputs = GND, A Series			135	A	
I _{CC}	Power Supply Current	$V_{CC} = Max., I_{OUT} = 0 mA$	A-2 Series			90	mA
I _{OZ}	Output Leakage Current	$V_{CC} = Max., V_{SS} \le V_{OUT} \le$	V _{CC}		-100	100	μΑ



Capacitance^[4]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz}$	4	рF
C _{OUT}	Output Capacitance	$V_{IN} = 0, V_{CC} = 5.0V$	7	P-

Switching Characteristics Over Operating Range^[5]

HIGH SPEED PAL 20A SERIES

	Description		Commercial		Military	
Parameters	Description	Min.	Max.	Min.	Max.	Units
t _{PD}	Input or Feedback to Non-Registered Output 16L8A, 16R6A, 16R4A		25		30	ns
t _{EA}	Input to Output Enable 16L8A, 16R6A, 16R4A		25		30	ns
ter	Input to Output Disable 16L8A, 16R6A, 16R4A		25		30	ns
tPZX	Pin 11 to Output Enable 16R8A, 16R6A, 16R4A		20		25	ns
tPXZ	Pin 11 to Output Disable 16R8A, 16R6A, 16R4A		20		25	ns
tco	Clock to Output 16R8A, 16R6A, 16R4A		15		20	ns
ts	Input or Feedback Setup Time 16R8A, 16R6A, 16R4A	20		25		ns
tH	Hold Time 16R8A, 16R6A, 16R4A	0		0		ns
tp	Clock Period	35		45		ns
tw	Clock Width	15		20		ns
f _{MAX}	Maximum Frequency		28.5		22	MHz

Switching Characteristics Over Operating Range^[5]

STANDARD SPEED PAL 20A-2 SERIES


D	Description	Comr	nercial	Mil	itary	11
Parameters	Description	Min.	Max.	Min.	Max.	Units
tpD Input or Feedback to Non-Registered Output 16L8, 16R6, 16R4			35		40	ns
tEA	Input to Output Enable 16L8, 16R6, 16R4		35		40	ns
ter	Input to Output Disable 16L8, 16R6, 16R4		35		40	ns
tPZX	Pin 11 to Output Enable 16R8, 16R6, 16R4		25		25	ns
tPXZ	Pin 11 to Output Disable 16R8, 16R6, 16R4		25		25	ns
tco	Clock to Output 16R8, 16R6, 16R4		25		25	ns
ts	Input or Feedback Setup Time 16R8, 16R6, 16R4	30		35		ns
tH	Hold Time 16R8, 16R6, 16R4	0		0		ns
tp	Clock Period	55		60		ns
tw	Clock Width	20		25		ns
f _{MAX}	Maximum Frequency		18		16.5	MHz


Notes:

- 1. I_{IX} (Pin 1) = 25 μA Max., $V_{SS} \leq V_{IN} \leq$ 2.7V. I_{IX} (Pin 1) = 1 mA Max., $2.7V \leq V_{IN} \leq V_{CC}.$
- These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
- Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. V_{OUT} = 0.5V has been chosen to avoid test problems caused by tester ground degradation.
- 4. These parameters are not 100% tested, but are periodically sampled.
- Figure 1a test load use for all parameters except t_{EA}, t_{ER}, t_{PZX} and t_{PXZ}. Figure 1b test load used for t_{EA}, t_{ER}, t_{PZX} and t_{PXZ}.
- Extended temperature operation guaranteed with 400 linear feet per minute air flow.




AC Test Loads and Waveforms (Commercial)






Switching Waveforms






Logic Diagram PAL 16L8A, 16L8A-2






Logic Diagram PAL 16R4A, 16R4A-2






Logic Diagram PAL 16R6A, 16R6A-2





Logic Diagram PAL 16R8A, 16R8A-2





Ordering Information

I _{CC} (mA)	tpD (ns)	t _S (ns)	t _{CO} (ns)	Ordering Code	Package	Operating Range
135	25	_	_	PAL 16L8A PC	P5	Commercial
135	25	_	_	PAL 16L8A DC	D6	Commercial
135	30			PAL 16L8A DMB	D6	Military
135	_	20	15	PAL 16R8A PC	P5	Commercial
135	_	20	15	PAL 16R8A DC	D6	Commercial
135	_	25	20	PAL 16R8A DMB	D6	Military
135	25	20	15	PAL 16R6A PC	P5	Commercial
135	25	20	15	PAL 16R6A DC	D6	Commercial
135	30	25	20	PAL 16R6A DMB	D6	Military
135	25	20	15	PAL 16R4A PC	P5	Commercial
135	25	20	15	PAL 16R4A DC	D6	Commercial
135	30	25	20	PAL 16R4A DMB	D6	Military
90	35	_	_	PAL 16L8A-2PC	P5	Commercial
90	35			PAL 16L8A-2DC	D6	Commercial
90	40		_	PAL 16L8A-2DMB	D6	Military
90	_	30	25	PAL 16R8A-2PC	P5	Commercial
90	_	30	25	PAL 16R8A-2DC	D6	Commercial
90	_	35	25	PAL 16R8A-2DMB	D6	Military
90	35	30	25	PAL 16R6A-2PC	P5	Commercial
90	35	30	25	PAL 16R6A-2DC	D6	Commercial
90	40	35	25	PAL 16R6A-2DMB	D6	Military
90	35	30	25	PAL 16R4A-2PC	P5	Commercial
90	35	30	25	PAL 16R4A-2DC	D6	Commercial
90	40	35	25	PAL 16R4A-2DMB	D6	Military



CMOS PAL® C16R8A, PAL C16R6A, PAL C16R4A, PAL C16L8A

Features

- "A" performance at A-2 power
 - $-t_{PD} = 25 \text{ ns max}$
 - $-t_S = 20 \text{ ns max}$
 - $-t_{CO} = 15 \text{ ns max}$
- Commercial and military temperature range
- High reliability
 - Proven EPROM technology
 - > 2000V input protection from electrostatic discharge
 - 100% AC/DC tested
 - 10% power supply tolerances
 - High noise immunity
 - Security feature prevents pattern duplication
 - 100% programming and functional testing


Functional Description

Cypress PAL C Series 20 devices are high speed electrically programmable logic devices produced in a proprietary "N" well CMOS EPROM process. These devices utilize the sum of products (AND-OR) structure providing users the ability to program custom logic functions serving unique requirements.

Before programming, AND gates or PRODUCT TERMS are connected via EPROM cells to both the TRUE and COMPLEMENT inputs. Programming an EPROM cell disconnects an INPUT TERM from a PRODUCT TERM. Selective programming of these cells allows a specific logic func-

tion to be implemented in a PAL C device. PAL C devices are supplied in four functional configurations, designated 16L8, 16R8, 16R6 and 16R4 at "A" level performance and "A-2" power as detailed in the balance of this specification. These devices have potentially 16 inputs and 8 outputs as configured by the user. Output configurations of 8 registers, 8 combinatorial, 6 registered and 2 combinatorial as well as 4 registered and 4 combinatorial are provided by the four functional variations of the product family.

All PAL C devices feature a SECURI-TY function which provides the user protection for the implementation of



PAL® is a registered trademark of Monolithic Memories Inc.

CYPRESS SEMICONDUCTOR is a trademark of Cypress Semiconductor Corporation.



Functional Description (Continued)

proprietary logic. When invoked, the contents of the normal array may no longer be accessed in the verify mode. Because EPROM technology is used as a storage mechanism, the content of the array is not visible under a microscope. The PAL C device also contains a PHANTOM ARRAY used for functional and performance testing. The content of this array is always accessible, even when security is invoked.

Cypress PAL C products are produced in an advanced 1.2 micron "N" well CMOS EPROM technology. The use of this proven EPROM technology is the basis for a superior product with inherent advantages in reliability, testability, programming and functional yield. EPROM technology has the inherent advantage that all programmable elements may be programmed, tested and erased during the manufacturing process. This also allows the device to be 100% functionally tested during manufacturing. An ability to preload the registers of registered devices during the testing operation makes the testing easier and more efficient. The PHANTOM ARRAY and PHANTOM operating mode allow the device to be tested for functionality and performance after it has been packaged. Combining these inherent and designed-in features, an extremely high degree of func-

tionality, programmability and assured AC performance are provided and testing becomes an easy task.

The REGISTER PRELOAD allows the user to initialize the registered devices to a known state prior to testing the device, significantly simplifying and shortening the testing procedure.

The PHANTOM MODE of operation provides a completely separate operating mode where the functionality of the device along with its AC performance may be ascertained. The user need not be encumbered by programmed cells in the normal operating mode. This PHANTOM MODE of operation allows additional input lines to be programmed to operate the PAL C device, exercising the device functionally and allowing AC performance measurements to be made. The PHANTOM MODE of operation acknowledges only the INPUT TERMS shown shaded in the functional block diagrams. Likewise, the normal PHANTOM INPUT TERMS do not exist in the normal mode of operation. During the final stages of manufacturing, some cells in the PHANTOM ARRAY are programmed for final AC and functional testing. These cells remain programmed, and may be used at incoming inspection to verify both functional and AC performance.

PAL C Device Selection Guide

Generic Part	Logic	Output	Outputs	I _{CC} mA		t _{PD} ns		t _S ns		t _{CO} ns	
Number		Enable		СОМ	MIL	СОМ	MIL	COM	MIL	COM	MIL
16L8A	(8) 7-wide AND-OR-Invert	Programmable	(6) Bidirectional (2) Dedicated	90	90	25	30	_	_		_
16R8A	(8) 8-wide AND-OR	Dedicated	Registered Inverting	90	90		_	20	25	15	20
	(6) 8-wide AND-OR	Dedicated	Registered Inverting								
16R6A	(2) 7-wide AND-OR-Invert	Programmable	Bidirectional	90	90 90	25	30	20	25	15	20
	(4) 8-wide AND-OR	Dedicated	Registered Inverting								
16R4A	(4) 7-wide AND-OR-Invert	Programmable	Bidirectional	90	90	25	30	20	25	15	20

Maximum Ratings

(Above which the useful life may be impaired)

(Above which the useful life may be impaired)
Storage Temperature $\dots -65^{\circ}C$ to $+150^{\circ}C$
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage to Ground Potential (Pin 20 to Pin 10)
DC Voltage Applied to Outputs in High Z State0.5V to $+7.0$ V
DC Input Voltage $\dots -3.0V$ to $+7.0V$
Output Current into Outputs (Low)24 mA
DC Programming Voltage14.0V

Static Discharge Voltage	> 2001V
(per MIL-STD-883 Method 3015.2)	
Latchup Current>	> 200 mA

Operating Range

Range	Ambient V Temperature	
Commercial	0°C to +70°C	5V ± 10%
Military[6]	-55°C to +125°C	5V ± 10%



Electrical Characteristics Over Operating Range (Unless Otherwise Noted)

Parameters	Description			Min.	Max.	Units	
V	Outrust HICH Voltage	$V_{CC} = Min.$	$I_{OH} = -3.2 \text{ mA}$	Commercial	2.4		v
V _{OH} Output HIGH Voltage		$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -2 \text{ mA}$	Military	2.4		v
V	Outside I OW Valters	$V_{CC} = Min.$	$I_{OL} = 24 \text{ mA}$	Commercial		0.4	v
VOL	Output LOW Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 12 \text{ mA}$	Military		0.4	•
V _{IH}	Input HIGH Level	Guaranteed Input Log	or all Inputs	2.0		V	
v_{IL}	Input LOW Level	Guaranteed Input Log	Guaranteed Input Logical LOW ^[2] Voltage for all Inputs				V
I _{IX}	Input Leakage Current	$V_{SS} \leq V_{IN} \leq V_{CC}[1]$			- 10	10	μΑ
V _{PP}		Programming Voltage	@ Ipp = 50 mA Max	ζ.	13.0	14.0	V
I _{SC}	Output Short Circuit Current	$V_{CC} = Max., V_{OUT} = 0.5V[3]$				-300	mA
I _{CC}	Power Supply Current	All Inputs = GND, V	0 mA		90	mA	
Ioz	Output Leakage Current	$V_{CC} = Max., V_{SS} \le $	$V_{IN} \leq V_{CC}$		-100	100	μΑ

Capacitance^[4]

Parameters	Parameters Description Tes		Max.	Units
C _{IN}	Input Capacitance	$T_A = 25$ °C, $f = 1$ MHz	4	рF
Cout	Output Capacitance	$V_{\rm IN}=0, V_{\rm CC}=5.0V$	7	pr

Switching Characteristics Over Operating Range [5] High Speed PAL C 20A Series


D	Description	Comr	nercial	Mil	Units	
Parameters	Description	Min.	Max.	Min.	Max.	Units
t _{PD}	Input or Feedback to Non-Registered Output 16L8A, 16R6A, 16R4A		25		30	ns
tEA	Input to Output Enable 16L8A, 16R6A, 16R4A		25		30	ns
ter	Input to Output Disable 16L8A, 16R6A, 16R4A		25		30	ns
tPZX	Pin 11 to Output Enable 16R8A, 16R6A, 16R4A		20		25	ns
t _{PXZ}	Pin 11 to Output Disable 16R8A, 16R6A, 16R4A		20		25	ns
tco	Clock to Output 16R8A, 16R6A, 16R4A		15		20	ns
ts	Input or Feedback Setup Time 16R8A, 16R6A, 16R4A	20		25		ns
tH	Hold Time 16R8A, 16R6A, 16R4A	0		0		ns
tp	Clock Period	35		45		ns
tw	Clock Width	15		20		ns
f _{MAX}	Maximum Frequency		28.5		22	MHz

Notes:

- 1. I_{IX} (Pin 1) = 25 μA Max., $V_{SS} \le V_{IN} \le$ 2.7V. I_{IX} (Pin 1) = 1 mA Max., 2.7V $\le V_{IN} \le V_{CC}$
- These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
- Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. V_{OUT} = 0.5V has been chosen to avoid test problems caused by tester ground degradation.
- 4. These parameters are not 100% tested, but are periodically sampled.
- Figure 1a test load used for all parameters except t_{EA}, t_{ER} t_{PZX} and t_{PXZ}. Figure 1b test load used for t_{EA}, t_{ER}, t_{PZX} and t_{PXZ}.
- Extended temperature operation guaranteed with 400 linear feet per minute air flow.



AC Test Loads and Waveforms



Switching Waveforms




Figure 3



Programming

PAL C devices are programmed a BYTE at a time using a voltage to transfer electrons to a floating gate. The array programmed is addressed as memory of 256 bytes, using address Tables 4 and 5. These addresses are supplied to the device over Pins 2 through 9. The data to be programmed is supplied on data inputs D0 through D7 (Pins 19 through 12 inclusive). In the unprogrammed state, all inputs are connected to product terms. A "1" on a data line causes a cell to be programmed, disconnecting an INPUT TERM from a PRODUCT TERM. During verify, an unprogrammed cell causes a "1" to appear on the output, while a programmed cell will appear as a "0". Table 3 describes the operating modes of the device and the programming waveforms are described in Figures 6 through 9. The actual sequence required to program a cell is described in Figure 5 and applies for programming either standard or phantom portions of the array. The security bit should be programmed using a single 10 ms pulse, and verified per Figure 9.




Figure 4. Programming Pin Configuration

DC Programming Parameters Ambient Temperature = 25°C Table 1

Parameter	meter Description		Max.	Units	Notes
V _{PP}	Programming Voltage	13.0	14.0	v	
V _{CCP}	Supply Voltage During Programming	4.75	5.25	v	
V _{IHP}	Programming Input High Voltage	3.0		v	
V _{ILP}	Programming Input Low Voltage		0.4	v	
V _{OH}	Output High Voltage	2.4		v	1
V _{OL}	Output Low Voltage		0.4	v	1
Ipp	Programming Supply Current		50	mA	



AC Programming Parameters Ambient Temperature = 25°C Table 2

Parameter	Description	Min.	Max.	Units	Notes
tpp	Programming Pulse Width	100	10,000	μs	2
ts	Setup Time	1.0		μs	
t _H	Hold Time	1.0		μs	
t _r , t _f	V _{PP} Rise and Fall Time	1.0		μs	2
tvD	Delay to Verify	1.0		μs	
typ	Verify Pulse Width	2.0		μs	
t _{DV}	Verify to Data Valid	20.0		μs	
t _{DZ}	Verify to High Z		1.0	μs	

Table 3

Pin Name	V _{PP}	PGM/OE	A1	A2	A3	A4	A5	D7-D0	
Pin Number	(1)	(11)	(3)	(4)	(5)	(6)	(7)	(12–19)	Notes
Operating Modes									
PAL	X	Х	X	Х	Х	Х	X	Programmed Function	3, 4
Program PAL	V _{PP}	V _{PP}	Х	Х	Х	Х	Х	Data In	3, 5
Program Inhibit	V _{PP}	V _{IHP}	Х	X	Х	X	X	High Z	3, 5
Program Verify	V _{PP}	V _{ILP}	х	X	Х	Х	Х	Data Out	3, 5
Phantom PAL	х	х	х	X	х	V _{PP}	Х	Programmed Function	3, 6
Program Phantom PAL	V _{PP}	V _{PP}	Х	Х	X	Х	V _{PP}	Data In	3, 7
Phantom Program Inhibit	V _{PP}	V _{IHP}	х	X	х	х	V _{PP}	High Z	3, 7
Phantom Program Verify	V _{PP}	V _{ILP}	х	Х	х	х	V _{PP}	Data Out	3, 7
Program Security Bit	V _{PP}	V _{PP}	V _{PP}	Х	Х	х	Х	High Z	3, 8
Verify Security Bit	х	Х	Note 9	V _{PP}	X	х	х	High Z	3
Register Preload	х	Х	х	Х	V _{PP}	х	X	Data In	3, 10

Notes:

- 1. During verify operation
- 2. Measured at 10% and 90% points
- 3. $V_{SS} < X < V_{CCP}$
- 4. All "X" inputs operational per normal PAL function.
- 5. Address inputs occupy Pins 2 thru 9 inclusive, for both programming and verification see programming address Tables 4 and 5.
- All "X" inputs operational per normal PAL function except that they operate on the function that occupies the phantom array.
- Address inputs occupy Pins 2 thru 9 inclusive, for both programming and verification see programming address Tables 4 and 5. Pin 7

The programmable array is addressed as a basic 256 by 8 memory structure with a duplication of the phantom array located at the same addresses as columns 0, 1, 2 and 3. The ability to address the phantom array as differentiated from the first 4 columns of the normal array is accomplished by taking Pin 7 to Vpp and entering the phantom mode of operation as shown in Tables 3 and 5. In either case, phantom or normal, product terms are addressed in groups of 8 per Table 4. Notice that this is accomplished by modulo 8

is used to select the phantom mode of operation and must be taken to V_{PP} before selecting phantom program operation with V_{PP} on Pin 1.

- 8. See Figure 8 for security programming sequence.
- The state of Pin 3 indicates if the security function has been invoked or not. If Pin 3 = V_{OL} security is in effect, if Pin 3 = V_{OH}, the data is unsecured and may be directly accessed.
- For testing purposes, the output latch on the 16R8, 16R6 and 16R4
 may be preloaded with data from the appropriate associated output
 line.

selecting every eighth product term starting with 0, 8, 16, 24, 32, 40, 48 and 56 corresponding to PROGRAMMED DATA INPUT on D0 through D7 respectively and incrementing each product term by one until all 64 PRODUCT TERMS are addressed. Each of the INPUT TERMS is addressed 8 times corresponding to the 8 groups of individual product terms addressed before being incremented.



Table 4

Product Term Addresses										
Binary Addresses Pin Numbers										
			Line Number							
(4)	(3)	(2)								
V _{ILP}	V _{ILP}	V _{ILP}	0	8	16	24	32	40	48	56
V _{ILP}	V _{ILP}	V _{IHP}	1	9	17	25	33	41	49	57
V _{ILP}	V _{IHP}	V _{ILP}	2	10	18	26	34	42	50	58
V _{ILP}	V _{IHP}	V _{IHP}	3	11	19	27	35	43	51	59
V _{IHP}	V _{ILP}	V _{ILP}	4	12	20	28	36	44	52	60
V _{IHP}	V _{ILP}	V _{IHP}	5	13	21	29	37	45	53	61
V _{IHP}	V _{IHP}	V _{ILP}	6	14	22	30	38	46	54	62
V _{IHP}	V _{IHP}	V _{IHP}	7	15	23	31	39	47	55	63
			D0	D1	D2	D3	D4	D5	D6	D7
			Programmed Data Input							

Table 5

Input Term Addresses								
Input	Binary Addresses							
Term	Pin Numbers							
Numbers	(9)	(8)	(7)	(6)	(5)			
0	V _{ILP}							
1	V _{ILP}	V _{ILP}	V _{ILP}	V _{ILP}	V _{IHP}			
2	V _{ILP}	V _{ILP}	V _{ILP}	V _{IHP}	V _{ILP}			
3	V _{ILP}	V _{ILP}	V _{ILP}	V _{IHP}	V _{IHP}			
4	V _{ILP}	V _{ILP}	V _{IHP}	V _{ILP}	V _{ILP}			
5	V _{ILP}	V _{ILP}	V _{IHP}	V _{ILP}	V _{IHP}			
6	V _{ILP}	V _{ILP}	V _{IHP}	V _{IHP}	V _{ILP}			
7	V _{ILP}	V _{ILP}	V _{IHP}	V _{IHP}	V _{IHP}			
8	V _{ILP}	V _{IHP}	VILP	V _{ILP}	V _{ILP}			
9	Y ILP	V _{IHP}	VILP	V _{ILP}	V _{IHP}			
10	V _{ILP}	V _{IHP}	V _{ILP}	V _{IHP}	V _{ILP}			
11	V _{ILP}	V _{IHP}	V _{ILP}	V _{IHP}	V _{IHP}			
12	V _{ILP}	V _{IHP}	V _{IHP}	V _{ILP}	V _{ILP}			
13	V _{ILP}	V _{IHP}	V _{IHP}	V _{ILP}	V _{IHP}			
14	V _{ILP}	V _{IHP}	V _{IHP}	V _{IHP}	V _{ILP}			
15	V _{ILP}	V _{IHP}	V _{IHP}	V _{IHP}	V _{IHP}			
16	V _{IHP}	V _{ILP}	V _{ILP}	V _{ILP}	V _{ILP}			
17	V _{IHP}	V _{ILP}	V _{ILP}	V _{ILP}	V _{IHP}			

Input Term Addresses								
Input	Binary Addresses							
Term	Pin Numbers							
Numbers	(9)	(8)	(7)	(6)	(5)			
18	V _{IHP}	V _{ILP}	V _{ILP}	V _{IHP}	V _{ILP}			
19	V _{IHP}	V _{ILP}	V _{ILP}	V _{IHP}	V _{IHP}			
20	V _{IHP}	V _{ILP}	V _{IHP}	V _{ILP}	V _{ILP}			
21	V _{IHP}	V _{ILP}	V _{IHP}	V _{ILP}	V _{IHP}			
22	V _{IHP}	V _{ILP}	V _{IHP}	V _{IHP}	V _{ILP}			
23	V _{IHP}	V _{ILP}	V _{IHP}	V _{IHP}	V _{IHP}			
24	V _{IHP}	V_{IHP}	V _{ILP}	V _{ILP}	V _{ILP}			
25	V _{IHP}	v_{IHP}	V _{ILP}	V _{ILP}	V_{IHP}			
26	V _{IHP}	V_{IHP}	V _{ILP}	V _{IHP}	V _{ILP}			
27	V _{IHP}	V _{IHP}	V _{ILP}	V _{IHP}	V _{IHP}			
28	V _{IHP}	V _{IHP}	V _{IHP}	V _{ILP}	V _{ILP}			
29	V _{IHP}	V _{IHP}	V _{IHP}	V _{ILP}	V _{IHP}			
30	V _{IHP}	V _{IHP}	V _{IHP}	V _{IHP}	V _{ILP}			
31	V _{IHP}							
P0	V _{ILP}	V _{ILP}	V _{PP}	Х	X			
P1	V _{ILP}	V _{IHP}	V _{PP}	X	X			
P2	V _{IHP}	V _{ILP}	V _{PP}	Х	X			
P3	V _{IHP}	V _{IHP}	V _{PP}	X	X			

0038-16






Figure 5. Programming Flowchart






Figure 6. Programming Waveforms Normal Array




Figure 7. Program Waveforms Phantom Array






Figure 8. Activating Program Security





Figure 9. Verify Program Security




Functional Logic Diagram PAL C 16L8A






Functional Logic Diagram PAL C 16R4A






Functional Logic Diagram PAL C 16R6A







Functional Logic Diagram PAL C 16R8A








Typical DC and AC Characteristics


































Ordering Information

I _{CC} (mA)	tpD (ns)	t _S (ns)	t _{CO} (ns)	Ordering Code	Package	Operating Range
90	25	_	_	PAL C 16L8A PC	P5	Commercial
90	25	_	_	PAL C 16L8A DC	D6	Commercial
90	25			PAL C 16L8A LC	L61	Commercial
90	30	_		PAL C 16L8A DMB	D6	Military
90	30	_	_	PAL C 16L8A LMB	L61	Military
90	_	20	15	PAL C 16R8A PC	P5	Commercial
90	_	20	15	PAL C 16R8A DC	D6	Commercial
90	_	20	15	PAL C 16R8A LC	L61	Commercial
90		25	20	PAL C 16R8A DMB	D6	Military
90	_	25	20	PAL C 16R8A LMB	L61	Military
90	25	20	15	PAL C 16R6A PC	P5	Commercial
90	25	20	15	PAL C 16R6A DC	D6	Commercial
90	25	20	15	PAL C 16R6A LC	L61	Commercial
90	30	25	20	PAL C 16R6A DMB	D6	Military
90	30	25	20	PAL C 16R6A LMB	L61	Military
90	25	20	15	PAL C 16R4A PC	P5	Commercial
90	25	20	15	PAL C 16R4A DC D6		Commercial
90	25	20	15	PAL C 16R4A LC L61		Commercial
90	30	25	20	PAL C 16R4A DMB	PAL C 16R4A DMB D6 Mi	
90	30	25	20	PAL C 16R4A LMB	L61	Military



PRESS CMOS PAL® Device

Features

- Advanced second generation PAL architecture
- Up to 22 input terms and 10 outputs
- Variable product terms
 2 × (8 thru 16) product
- User programmable macro cell
- Output polarity control
- Individually selectable for registered or combinatorial operation
- Standard and high performance versions
 - "A"
 - 15 ns T_{co}
 - 25 ns T_s
 - 30 ns T_{pd}
 - "STD"
 - 25 ns T_{co}
 - 35 ns T_s
 - 35 ns T_{pd}
- Low power 120 mA max
- Commercial and military Temperature range
- High reliability
 - Proven EPROM technology
 - > 2000V input protection
 - 100% programming and functional testing

Functional Description

The Cypress PAL C 22V10 is a CMOS second generation Programmable Logic Array device. It is implemented with the familiar sum-of-products (AND-OR) logic structure and a new concept, the "Programmable Macro Cell".


The PAL C 22V10 is executed in a 24 pin package and provides up to 22 inputs and 10 outputs. The Programmable Macro Cell provides the capability of defining the architecture of each output individually. Each of the 10 potential outputs may be specified to be "REGISTERED" or "COMBINATO-RIAL". Polarity of each output may also be individually selected allowing complete flexibility of output configuration. Further configurability is provided through "ARRAY" configurable "OUTPUT ENABLE" for each potential output. This feature allows the 10 outputs to be reconfigured as inputs on an individual basis or alternately used as a combination I/O controlled by the programmable array.

The PAL C 22V10 features a "VARI-ABLE PRODUCT TERM" architecture. There are 5 pairs of product terms beginning at 8 product terms per output and incrementing by 2 to 16 product terms per output. By providing this variable structure the PAL C 22V10 is optimized to the configurations found in a majority of applications without creating devices that burden the product term structures with unuseable product terms and lower performance.

Additional features of the Cypress PAL C 22V10 include a synchronous PRESET and an asynchronous RESET product term. These product terms are common to all MACRO CELLS eliminating the need to dedicate standard product terms for initialization functions. The device also incorporates a power-up reset feature to guarantee that one unique condition on application of power results and the ability to preload the output registers for testing.

The PAL C 22V10 featuring programmable macro cells and variable product terms provides a device with the flexibility to implement logic functions in the 500 to 800 gate array complexity. Since each of the 10 output pins may be individually configured as inputs on a temporary or permanent basis, functions requiring up to 21 inputs and only a single output down to 12 inputs and 10 outputs are possible. The 10 potential outputs are enabled through the use of product terms. Any output pin may be permanently selected as an out-

PAL® is a registered trademark of Monolithic Memories Inc.





Functional Description (Continued)

put or arbitrarily enabled as an output and an input thru the selective use of individual product terms associated with each output. Each of these outputs is achieved through an individual programmable macro cell. These macro cells are programmable to provide a combinatorial or registered inverting or non-inverting output. In a registered mode of operation, the output of the register is fed back into the array providing current status information to the array. This information is available for establishing the next result in applications such as control-state-machines. In a combinatorial configuration, the combinatorial output or, if the output is disabled, the signal present on the I/O pin is made available to the array. The flexibility provided by both programmable macro cell product term control of the outputs and variable product terms allows a significant gain in functional density through the use of programmable logic.


Along with this increase in functional density, the Cypress PAL C 22V10 provides lower power operation thru the use

of CMOS technology, increased testability with a register preload feature and guaranteed AC performance through the use of a phantom array. This phantom array allows the 22V10 to be programmed with a test pattern and tested prior to shipment for full AC specifications without using any of the functionality of the device specified for the product application. In addition, this same phantom array may be used to test the PAL C 22V10 at incoming inspection before committing the device to a specific function through programming.

Configuration Table 1

Registered/Combinatorial					
C ₁ C ₀ Configuration					
0 0 Registered/Active Low					
0	1	Registered/Active High			
1	0	Combinatorial/Active Low			
1	1	Combinatorial/Active High			

Macrocell





Selection Guide

Part Number	I _{CC} mA		T _{pd} ns		T _s ns		T _{co} ns	
Part Number	COM	MIL	COM	MIL	СОМ	MIL	COM	MIL
22V10A	120	120	30	35	25	30	15	20
22V10	120	120	35	40	35	40	25	25

Maximum Ratings

 (Above which the useful life may be impaired)

 Storage Temperature
 -65°C to +150°C

 Ambient Temperature with
 -55°C to +125°C

 Power Applied
 -55°C to +125°C

 Supply Voltage to Ground Potential
 (Pin 20 to Pin 10)
 -0.5V to +7.0V

 DC Voltage Applied to Outputs
 -0.5V to +7.0V

 DC Input Voltage
 -3.0V to +7.0V

 Output Current into Outputs (Low)
 24 mA

DC Programming Voltage	4.0 V
Static Discharge Voltage>20 (per MIL-STD-883 Method 3015.2)	01 V
Latchup Current>200	mΑ

Operating Range

Range	Ambient Temperature	$\mathbf{v}_{\mathbf{cc}}$		
Commercial	0°C to +70°C	5V ± 10%		
Military	-55°C to +125°C	5V ± 10%		

Electrical Characteristics Over Operating Range

Parameters	Description	T	Test Conditions					
V _{OH}	Output HIGH Voltage	$V_{CC} = Min.,$	$I_{OH} = -3.2 \text{ mA}$	COM'L	2.4		v	
ТОН	Output IIIOII Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -2 \text{ mA}$	MIL	2.4		V	
Vol	Output LOW Voltage	$V_{CC} = Min.,$	$I_{OL} = 16 \text{mA}$	COM'L		0.4	v	
VOL Ou	Output LOW Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 12 \text{ mA}$	MIL				
V _{IH}	Input HIGH Level	Guaranteed Input Log	2.0		V			
v_{IL}	Input LOW Level	Guaranteed Input Log	Guaranteed Input Logical LOW Voltage for All Inputs					
I_{IX}	Input Leakage Current	$V_{SS} \leq V_{IN} \leq V_{CC}, V_{CC}$	$V_{SS} \le V_{IN} \le V_{CC}, V_{CC} = Max.$					
Ioz	Output Leakage Current	$V_{CC} = Max., V_S \le V_{OUT} \le V_{CC}$				40	μΑ	
I _{SC}	Output Short Circuit Current	$V_{CC} = Max., V_{OUT}$	-30	-90	mA			
I _{CC}	Power Supply Current	$V_{CC} = Max., V_{SS} \le$	$V_{IN} \leq V_{CC}$ Outputs O	pen		120	mA	

Capacitance

Parameters	Description	Test Conditions	Min.	Max.	Units
C _{IN}	Input Capacitance	$V_{IN} = 2.0V @ f = 1 MHz$		5	1
C _{OUT}	Output Capacitance	$V_{OUT} = 2.0V @ f = 1 MHz$		8	pF


0023-3



Switching Characteristics PAL C 22V10


		Commercial				Military				
Parameters	Description	"A"		"STD"		"A"		"STD"		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	l
T _{pd}	Input or Feedback to Non-Registered Output		30		35		35		40	ns
Tea	Input to Output Enable		30		35		35		40	ns
T _{er}	Input to Output Disable		30		35		35		40	ns
T _{co}	Clock to Output		15		25		20		25	ns
Ts	Input or Feedback Setup Time	25		35		30		40		ns
Th	Hold Time	0		0		0		0		ns
Tp	Clock Period (T _s + T _{co})	40		60		50		65		ns
$T_{\mathbf{w}}$	Clock Width	20		25		25		30		ns
F _{max}	Maximum Frequency		25		16.5		20		15	MHz
Taw	Asynchronous Reset Width		25		35		30		40	ns
Tar	Asynchronous Reset Recovery Time		25		35		30		40	ns
T _{ap}	Asynchronous Reset to Registered Output Reset		25		35		30		40	ns

Switching Waveforms





Functional Logic Diagram PAL C 22V10





CMOS PAL® Device

Features

- Advanced second generation PAL architecture
- Up to 32 input terms and 10 outputs
- Variable product terms
 2 × (8 thru 16) product
- User programmable macro cell
 - Output polarity control
 - Individually selectable for registered or combinatorial operation
 - Selectable output enable from array or external output enable
 - Registered or combinatorial feedback
 - Buried registers available when output pin is used for an input
- Standard and high performance versions
 - "A"
 - 15 ns T_{co}
 - 25 ns Ts
 - 30 ns T_{pd}
 - -- "STD"
 - 25 ns T_{co}
 - 35 ns T_s — 35 ns T_{pd}

- Low power 120 mA max
 - Commercial and military temperature range
 - High reliability
 - Proven EPROM technology
 - >2000V input protection
 - 100% programming and functional testing

Functional Description

The Cypress PAL C 32V10 is a CMOS second generation Programmable Logic Array device utilizing an advanced macro cell. It is implemented with the familiar sum-of-products (AND-OR) logic structure, variable product terms and a macro cell that allows I/O pins associated with macro cell to be used without losing the use of the register in the macro cell and its feedback terms.


The PAL C 32V10 is executed in a 24 pin package and provides up to 22 inputs and 10 outputs to the package. Internally 32 inputs to the array are implemented. This is achieved by providing both an input from the I/O pin and either a feedback from the combinatorial path or from the register. The Programmable Macro Cell provides the capability of defining the architecture of each output individually. Each of the

10 potential outputs may be specified to be "REGISTERED" or "COMBINATORIAL". Polarity of each output may also be individually selected allowing complete flexibility of output configuration.

Associated with each of the I/O macro cell combinations are two inputs to the programmable array. One comes directly from the I/O pin, bypassing the macro cell itself and allowing either feedback into the array of the state of the output or use of the pin as an input whenever the output buffer is in a high impedance condition. The second input into the array comes directly from the macro cell and may be either the output of the register or the combinatorial feedback that results from the sum of products associated with the specific macro cell. By providing both of these paths, the I/O pin may be used as an input and the register may still be used as a state register (buried state regis-

Further configurability is provided by allowing the output buffers to be enabled either through the array or via an external input. Through an "ARRAY" configurable "OUTPUT ENABLE" each of the potential 10 outputs may be

PAL® is a registered trademark of Monolithic Memories, Inc.





Functional Description (Continued)

reconfigured as inputs on an individual basis or alternately used as a combination I/O controlled by the programmable array. External output enables allow the external selection of the functions generated in the PAL device along with the shorter enable/disable times associated with direct control of the output buffers.

The PAL C 32V10 features a "VARIABLE PRODUCT TERM" architecture. There are 5 pairs of product terms beginning at 8 product terms per output and incrementing by 2 to 16 product terms per output. By providing this variable structure the PAL C 32V10 is optimized for the configurations found in a large majority of applications without creating devices that burden the product term structures with unuseable product terms and lower performance.


Additional features of the Cypress PAL C 32V10 include a synchronous PRESET and an asynchronous RESET product term. These product terms are common to all MACRO CELLS eliminating the need to dedicate standard product terms for initialization functions. The device also incorporates a power-up reset feature to guarantee that one unique condition on application of power results and the ability to preload the output registers for testing.

The PAL C 32V10 featuring programmable macro cells and variable product terms provides a device with the flexibility to implement logic functions in the 500 to 800 gate

array complexity. Since each of the 10 output pins may individually configured as inputs on a temporary or permanent basis, functions requiring up to 21 inputs and only a single output down to 12 inputs and 10 outputs and anywhere in between are possible. Any output pin may be permanently selected as an output or arbitrarily enabled as an output and an input thru the selective use of individual product terms associated with each output. Each of these outputs is achieved through an individual programmable macro cell. The flexibility provided by both programmable macro cell product term control of the outputs and variable product terms allows a significant gain in functional density through the use of programmable logic.

Along with this increase in functional density, the Cypress PAL C 32V10 provides lower power operation through the use of CMOS technology, increased testability with a register preload feature, access to even buried registers for testing purposes and guaranteed AC performance through the use of a phantom array. This phantom array allows the 32V10 to be programmed with a test pattern and tested prior to shipment for full AC specifications without using any of the functionality of the device specified for the product application. In addition, this same phantom array may be used to test the PAL C 32V10 at incoming inspection before committing the device to a specific function through programming.

Macrocell and Configuration Tables



Output Enable

C ₀	Configuration
0	External Output Enable
1	Internal Output Enable

Registered/Combinatorial

C_1	C ₂	Configuration
0	0	Combinatorial Active High
0	1	Combinatorial Active Low
1	0	Registered Active High
1	1	Registered Active Low

0022-2 Feedback

C ₃	Configuration
0	Combinatorial Feedback
1	Registered Feedback



Selection Guide

Part Number	I _{CC} mA		T _{pd} ns		Ts	ns	T _{co} ns	
Fart Number	COM	MIL	COM	MIL	COM	MIL	COM	MIL
32V10A	120	120	30	35	25	30	15	20
22V10	120	120	35	40	35	40	25	25

Maximum Ratings

(Above which the useful life may be impaired)

Output Current into Outputs (Low)24 mA
DC Programming Voltage14.0V

 Static Discharge Voltage
 > 2001V

 (per MIL-STD-883 Method 3015.2)
 > 200 mA

Operating Range

Range	Ambient Temperature	v _{cc}
Commercial	0°C to +70°C	5V ± 10%
Military	-55°C to +125°C	5V ± 10%

Electrical Characteristics Over Operating Range

Parameters	Description	Te		Min.	Max.	Units	
77	Ontrod HIGH Valters	$V_{CC} = Min.$, $I_{OH} = -3.2 \text{ mA}$ COM'L		COM'L			v
V _{OH}	Output HIGH Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -2 \text{ mA}$	MIL	2.4		\ `
W	Outrot I OW Valtage	$V_{CC} = Min.$, $I_{OL} = 16 \text{ mA}$ COM'L			0.4	v	
V _{OL}	Output LOW Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OL} = 12 \text{ mA}$ MIL			0.4	. *
v_{IH}	Input HIGH Level	Guaranteed Input Logical HIGH Voltage for All Inputs			2.0		v
v_{IL}	Input LOW Level	Guaranteed Input Logical LOW Voltage for All Inputs				0.8	v
I _{IX}	Input Leakage Current	$V_{SS} \leq V_{IN} \leq V_{CC}, V_{CC} = Max.$			-10	10	μΑ
I _{OZ}	Output Leakage Current	$V_{CC} = Max., V_S \le V_{OUT} \le V_{CC}$			-40	40	μΑ
I _{SC}	Output Short Circuit Current	$V_{CC} = Max., V_{OUT} = 0.5V$			-30	-90	mA
I _{CC}	Power Supply Current	$V_{CC} = Max., V_{SS} \le$	V _{IN} ≤ V _{CC} , Outpu	its Open		120	mA

Canacitance


Parameters	Description	Test Conditions	Min.	Max.	Units
C _{IN}	Input Capacitance	$V_{IN} = 2.0V @ f = 1 MHz (Note 5)$		5	pF
COUT	Output Capacitance	$V_{OUT} = 2.0V @ f = 1 MHz (Note 5)$		8	pF



Switching Characteristics PAL C 32V10

			Comn	nercial			Mili	itary		
Parameters	Description	"	A"	"S"	ΓD"	"	A"	"S"	TD"	Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	ns
T _{pd}	Input or Feedback to Non-Registered Output		30		35		35		40	ns
Tea	Input to Output Enable		30		35		35		40	ns
Ter	Input to Output Disable		30		35		35		40	ns
T _{co}	Clock to Output		15		25		20		25	ns
Ts	Input or Feedback Setup Time	25		35		30		40		ns
Th	Hold Time	0		0		0		0		ns
Tp	Clock Period (T _s + T _{co})	40		60		50		65		ns
$T_{\mathbf{w}}$	Clock Width	20		25		25		30		ns
T _{pzx}	External Output Enable		20		25		25		25	ns
T _{pxz}	External Output Disable		20		25		25		25	ns
F _{max}	Maximum Frequency		25		16.5		20		15	mhz
Taw	Asynchronous Reset Width		25		35		30		40	ns
T _{ar}	Asynchronous Reset Recovery Time		25		35		30		40	ns
T _{ap}	Asynchronous Reset to Registered Output Reset		25		35		30		40	ns


Switching Waveforms



0022-4



Functional Logic Diagram PAL C 32V10



CYPRESS SEMICONDUCTOR

PAL Programming Information

Introduction

PALs or Programmable Array Logic provide an attractive alternative to logic implemented in discrete logic. Because the primary requirement of this logic is to provide the highest performance possible, in the past all programmable logic products had been implemented in a bipolar process technology. Bipolar technology uses a fuse for the programming mechanism. The fuses are in tact when the product is delivered to the user, and may be programmed or written once with a pattern and used or read infinitely. The fuses are literally blown using a high current supplied by a programming system. Since the fuses may only be blown or programmed once, they may not be programmed during test to determine that they will indeed program. In addition, since they may not be programmed until the user determines the pattern, they may not be completely tested prior to shipment from the supplier. This inability to completely test, results in less than 100% yield during programming and use by the customer for three reasons.

First some percentage of the product fails to program. These devices fall out during the programming operation, and although a nuisance, this fallout is easily identified. Second, material may fail because it does not function correctly even though it successfully programs and verifies correctly. This phenomena occurs because without programming each location in a device, the connection between the programmed cell and the logic that it drives cannot be 100% tested. This can sometimes be tested in some programmers by generating a unique set of test vectors for each pattern and testing each device with its test pattern immediately after programming. Additional material however is lost because it fails to perform even though it programs correctly and passes a functional test. This failure is normally due to the device being too slow. This is a much more subtle failure, and can only be found by 100% post program AC testing, or even worse by trouble shooting an assembled board or system.

Cypress CMOS PALs use an EPROM programming mechanism. This technology has also been in use in MOS technologies since the early 1970s however, as with most MOS technologies its emphasis has been in density, not performance. CMOS at Cypress however is as fast as or faster than bipolar and coupled with EPROM becomes a viable alternative to bipolar programmable logic from a performance point of view. In the arena of programming, EPROM has some significant advantages over fuse technology. EPROM cells are programmed by injecting charge on an isolated gate which permanently turns the transistor off. This mechanism can be reversed by irradiating the device with ultraviolet light. The fact that programming can be erased, totally changes the testing and programming situation and philosophy. All cells can be programmed during the manufacturing process and then erased prior to packaging and subsequent shipment. While these cells are programmed, the performance of each cell in the memory can be tested allowing the shipment of only devices that not only will program every time, but that when programmed, will perform as specified.

Programmable Technology

EPROM Process Technology

EPROM technology employs a floating or isolated gate between the normal control gate and the source/drain region of a transistor. This gate may be charged with electrons during the programming operation and when charged with electrons, the transistor is permanently turned off. When uncharged (the transistor is unprogrammed) the device may be turned on and off normally with the control gate. The state of the floating gate, charged or uncharged, is permanent because the gate is isolated in an extremely pure oxide. The charge may be removed if the device is irradiated with ultraviolet energy in the form of light. This ultraviolet light allows the electrons on the gate to recombine and discharge the gate. This process is repeatable and therefore can be used during the processing of the device, repeatedly if necessary, to assure programming function and performance.

Two Transistor Cells

In order to provide an EPROM cell that is as fast as the fuse technology employed in bipolar processes, Cypress uses a two transistor EPROM cell. One transistor is optimized for reliable programming, and one transistor is optimized for high speed. The floating gates are connected such that charge injected on the floating gate of the programming transistor is conducted to the read transistor biasing it off.

Programming Algorithm Byte Addressing and Programming

All Cypress Programmable Logic Devices are addressed and programmed on BYTE or EXTENDED BYTE basis for programming, where an EXTENDED BYTE is a field that is as wide as the output path of the device. Each device or family of devices as a unique address map which is available in the product data sheet. Each BYTE or EXTENDED BYTE is written into the addressed location from the pins that serve as the output pins in normal operation. To program a cell, a "1" or HIGH is placed on the input pin and a "0" or LOW is placed on pins corresponding to cells that are not to be programmed. Data is also read from these pins in parallel for verification after programming. A "1" or HIGH during program verify operation indicates an unprogrammed cell, while a "0" or LOW indicates that the cell accessed has been programmed.

Blank Check

Before programming all Programmable Logic Devices may be checked in a conventional manner to determine that they have not been previously programmed. This is accomplished in a program verify mode of operation by reading the contents of the array. During this operation, a "1" or HIGH output indicates that the addressed cell is unprogrammed, while a "0" or LOW indicates a programmed cell.



PAL Programming Information (Continued)

Programming The Data Array

Programming is accomplished by applying a supervoltage to one pin of the device causing it to enter the programming mode of operation. This also provides the programming voltage for the cells to be programmed. In this mode of operation, the address lines of the device are used to address each location to be programmed, and the data is presented on the pins normally used for reading the contents of the device. Each device has a READ/WRITE pin in the programming mode. This signal causes a write operation when switched to a supervoltage, and a read operation when switched to a logic "0" or LOW. In the logic high state "1" the device is in a program inhibit condition and the output pins are in a high impedance state. During a WRITE operation, the data on the output pins is written into the addressed array location. In a READ operation the contents of the addressed location are present on the output pins and may be verified. Programming therefore is accomplished by placing data on the output pins, and writing it into the addressed location Verification of data is accomplished by examining the information on the output pins during a READ operation.

The timing for actual programming is supplied in the unique programming specification for each device.

Phantom Operating Modes

All Cypress Programmable Logic Devices contain a PHANTOM ARRAY for the purposes of post assembly testing. This array is accessed, programmed and operated in a special PHANTOM mode of operation. In this mode, the normal array is disconnected from control of the logic, and in its place the PHANTOM ARRAY is connected. In normal operation the PHANTOM ARRAY is disconnected and control is only via the normal array. This special feature allows every device to be tested for both functionality and performance after packaging, if desired by the user before programming and use. The PHANTOM modes are entered through the use of supervoltages and are unique for each device or family of devices. See specific data sheets for details.

Special Features

Cypress Programmable Logic devices depending on the device have several special features. For example the Security mechanism defeats the verify operation and therefore secures the contents of the device against unauthorized tampering or access to the content. In advanced devices, the architecture bits allow the designer to tailor the basic function of the output to meet unique system requirements. These features take advantage of the EPROM cell for programming. Specific programming of these special features are depicted in the specific device data sheet.

Programming Support

Programming support for Cypress CMOS Programmable Logic Devices is available from a number of programmer manufacturers some of which are listed below.

Data I/O

Programmer Model 29 Logicpak

Data I/O Corporation 10525 Willows Rd. N.E. P.O. Box 97046 Redmond, WA 98073-9746 (206) 881-6444

Stag

Programmer PPZ ZL30

Stag Microsystems 528-5 Weddell Dr. Sunnyvale, CA 94089 (408) 745-1991

Wavetek Digilec Programmer Model 803

Wavetek Digilec 586 Weddell Dr. Suite 1 Sunnyvale, CA 94089 (408) 745-0722

PRODUCT INFORMATION
STATIC RAMS
PROMS ====================================
PALS ====================================
LOGIC ELECTRICATION OF THE PROPERTY OF THE PRO
APPENDICES



Section Contents

LOGIC

Device Number	Description	Page Number
CY2901B	CMOS Four Bit Slice	
CY2901C	CMOS Four Bit Slice	
CY2910	CMOS Microprogram Controller	
CY3341	64 x 4 FIFO Serial Memory	
CY7C401	Cascadeable 64 x 4 FIFO	
CY7C402	Cascadeable 64 x 5 FIFO	
CY7C403	Cascadeable 64 x 4 FIFO with Output Enable	
CY7C404	Cascadeable 64 x 5 FIFO with Output Enable	
CY7C901	CMOS Four-Bit Slice	
CY7C909	Micro Programmed Sequencer	
CY7C911	Micro Programmed Sequencer	
CY7C910	Micro Programmed Controller	
CY8C901	Low Power CMOS Four-Bit Slice	



CMOS Four-Bit Slice

Features

- Pin compatible and functional equivalent to AMD AM2901B, C
- Low power
- V_{CC} margin
 - $-5V \pm 10\%$
 - All parameters guaranteed over commercial and military operating temperature range
- Eight function ALU
 Performs eight operations on
 two 4-bit operands
- Expandable Infinitely expandable in 4-bit increments
- Four status flags Carry, overflow, negative, zero
- ESD protection
 Capable of withstanding greater than 2000V static discharge voltage

Functional Description

The CY2901 is a high-speed, expandable, 4-bit wide ALU that can be used to implement the arithmetic section of a CPU, peripheral controller, or programmable controller. The instruction set of the CY2901 is basic but yet so versatile that it can emulate the ALU of almost any digital computer.


The CY2901, as illustrated in the block diagram, consists of a 16-word by 4-bit dual-port RAM register file, a 4-bit ALU and the required data manipulation and control logic.

The operation performed is determined by nine input control lines (I_0 to I_8) that are usually inputs from an instruction register.

The CY2901 is expandable in 4-bit increments, has three-state data outputs as well as flag outputs, and can use either a full-look ahead carry or a ripple carry.

The CY2901 is a pin compatible, functional equivalent, improved performance replacement for the AM2901.

The CY2901 is fabricated using an advanced 1.2 micron CMOS process that eliminates latchup, results in ESD protection over 2000V and achieves superior performance at a low power dissipation.





Microprogram Controller

Features

- Twelve bits wide
 - Addresses up to 4096 words of microcode with one chip.
 All internal elements are a full 12 bits wide.
- Internal loop counter
 - Pre-settable 12-bit downcounter for repeating instructions and counting loop iterations.
- Four address sources
 - Microprogram address may be selected from microprogram counter, branch address bus, 9-level push/pop stack, or internal holding register.
- Sixteen powerful microinstructions
 - Executes 16 sequence control instructions, most of which are conditional on external condition input, state of the internal loop counter, or both.

- Output enable controls for three branch address sources
 - Built in decoder function to enable external devices onto branch address bus,
 Eliminates external decoder,
- Fast
 - The CY2910 supports 100 ns cycle times.


Functional Description

The CY2910 Microprogram Controller is an address sequencer intended for controlling the sequence of execution of microinstructions stored in microprogram memory. Besides the capability of sequential access, it provides conditional branching to any microinstruction within its 4096-microword range. A last-in, first-out stack provides microsubroutine return linkage and looping capability; there are nine levels of

nesting of microsubroutines. Microinstruction loop count control is provided with a count capacity of 4096.

During each microinstruction, the microprogram controller provides a 12-bit address from one of four sources: 1) the microprogram address register (MPC), which usually contains an address one greater than the previous address; 2) an external (direct) input (D); 3) a register/counter (RC) retaining data loaded during a previous microinstruction; or 4) a nine-deep last-in, first-out stack (F).

The CY2910 is a pin compatible, functional equivalent, improved performance replacement for the AM2910 that is fabricated using an advanced 1.2 micron CMOS technology.





64 x 4 FIFO Serial Memory

Features

- 1.2 MHz data rate
- Fully TTL compatible
- Independent asynchronous inputs and outputs
- Direct replacement for PMOS 3341
- Expandable in word length and width
- CMOS for optimum speed/ power
- Capable of withstanding greater than 2000V electrostatic discharge

Functional Description

The 3341 is a 64-word x 4-bit First-In First-Out (FIFO) Serial Memory. The inputs and outputs are completely independent (no common clocks) making the 3341 ideal for asynchronous buffer applications.

Control signals are provided for both vertical and horizontal cascading.

The 3341 is manufactured using Cypress CMOS technology and is available in both ceramic and plastic packages.

Data Input

The four bits of data on the D_0 through D_3 inputs are entered into the first bit location when both Input Ready (IR) and Shift In (SI) are HIGH. This causes IR to go LOW but data will stay locked in the first bit location until both IR and SI are LOW. Then data will propagate to the second bit location, provided the location is empty. When data is transferred, IR will go HIGH indicating that the device is ready to accept new data. If the memory is full, IR will stay LOW.

Data Transfer

Once data is entered into the second cell, the transfer of any full cell to the adjacent (downstream) empty cell is automatic, activated by an on-chip control. Thus, data will stack up at the end of the device while empty locations will "bubble" to the front. t_{BT} defines the time required for the first data to travel from the input to the output of a previously empty device, or for the first empty space to travel from the output to the input of a previously full device.


Data Output

When data has been transferred into the last cell, Output Ready (OR) goes HIGH, indicating the presence of valid data at the output pins Q₀ through Q₃. The transfer of data is initiated when both the Output Ready output from the device and the Shift Out (SO) input to the device are HIGH. This causes OR to go LOW; output data, however, is maintained until both OR and SO are LOW. Then the content of the adiacent (upstream) cell (provided it is full) will be transferred into the last cell, causing OR to go HIGH again. If the memory has been emptied, OR will stay LOW.

Input Ready and Output Ready may also be used as status signals indicating that the FIFO is completely full (Input Ready stays LOW for at least t_{BT}) or completely empty (Output Ready stays LOW for at least t_{BT}).

Reset

When Master Reset (MR) goes LOW, the control logic is cleared, and the data outputs enter a LOW state. When MR returns HIGH, Output Ready (OR) stays LOW, and Input Ready (IR) goes HIGH if Shift In (SI) was LOW.





Maximum Ratings

(Above which the useful life may be impaired)

Storage Temperature -65° C to $+150^{\circ}$ C

Ambient Temperature with

Power Applied - 55°C to + 125°C

Supply Voltage to Ground Potential

(Pin 16 to Pin 8).....-0.5V to +7.0V

DC Voltage Applied to Outputs

in High Z State..... -0.5V to +7.0V

DC Input Voltage - 3.0V to +7.0V

Static Discharge Voltage	>2001V
Latchup Current	200 mA

Operating Range

Range	Ambient Temperature	V _{SS}
Commercial	0°C to +70°C	5V ± 10%

Electrical Characteristics Over the Operating Range

Parameters	Description	Test Conditions	Min.	Max.	Units
V _{OH}	Output HIGH Voltage	$V_{SS} = Min., I_{OH} = -0.3 \text{ mA}$	2.4		v
v_{OL}	Output LOW Voltage	$V_{SS} = Min., I_{OL} = 1.6 \text{ mA}$		0.4	V
V _{IH}	Input HIGH Voltage		2.0	V _{SS}	V
v_{iL}	Input LOW Voltage		-3.0	0.8	v
I _{IX}	Input Leakage Current	$V_{DD} \leq V_{I} \leq V_{SS}$	-10	+ 10	μΑ
I _{OS}	Output Short Circuit Current[1]	$V_{SS} = Max., V_{OUT} = V_{DD}$		-90	mA
I _{DD}	Power Supply Current	$V_{SS} = Max.,$ $I_{OUT} = 0 \text{ mA}$ Commercial		45	mA
I_{GG}	V _{GG} Current			0	mA


Capacitance^[2]

Parameters	Parameters Description Test Conditions		Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 MHz$	7	pF.
Cout	Output Capacitance	$V_{CC} = 5.0V$	10] •

Notes:

2. Tested on a sample basis.

AC Test Loads and Waveforms




3.0 V 90% 90% 10% 10% 10 ns

0004-5

Equivalent to:

THÉVENIN EQUIVALENT



0004-4

^{1.} Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.



Switching Characteristics Over the Operating Range^[3]


Parameters	Description	Test Conditions	Min.	Max.	Units
f _{MAX}	Operating Frequency	Note 4		1.2	MHz
tphsi	SI HIGH Time		80		ns
tPLSI	SI LOW Time		80		ns
t _{DD}	Data Setup to SI		0		ns
t _{DSI}	Data Hold from SI		200		ns
t _{IR+}	Delay, SI HIGH to IR LOW		20	350	ns
t _{IR} –	Delay, SI LOW to IR HIGH		20	450	ns
tPHSO	SO HIGH Time		80		ns
tPLSO	SO LOW Time		80		ns
tor+	Delay, SO HIGH to OR LOW		20	370	ns
tor-	Delay, SO LOW to OR HIGH		20	450	ns
tDA	Data Setup to OR HIGH		0		ns
tDH	Data Hold from OR LOW		75		ns
tBT	Bubble through Time			1	μs
tMRW	MR Pulse Width		400		ns
t _{DSI}	MR HIGH to SI HIGH		30		ns
tDOR	MR LOW to OR LOW			400	ns
tDIR	MR LOW to IR HIGH			400	ns

Notes:

4. $1/f_{MAX} > t_{PHSI} + t_{IR} -$, $1/f_{MAX} > t_{PHSO} + t_{OR} -$.


Switching Waveforms

Data In Timing Diagram



0004-6

Data Out Timing Diagram




^{30.} Test conditions assume signal transitions of 10 ns or less. Timing reference levels of 1.5V and output loading of the specified I_{OL}/I_{OH} and 30 pF load capacitance.



Switching Waveforms (Continued)

Master Reset Timing Diagram



Ordering Information

Ordering Code	Package Type	Operating Range
CY3341-PC CY3341-DC	P1 D2	Commercial



Cascadeable 64 x 4 FIFO and 64 x 5 FIFO

Features

- 64 x 4 (CY7C401 and CY7C403)
 64 x 5 (CY7C402 and CY7C404)
 High speed first-in first-out memory (FIFO)
- Processed with high-speed CMOS for optimum speed/power
- 25 MHz data rates available on CY7C403 and CY7C404
- 50 ns bubble-through time— 25 MHz
- Expandable in word width and/or length
- 5 volt power supply $\pm 10\%$ tolerance both commercial and military
- Independent asynchronous inputs and outputs
- TTL compatible interface
- Output enable function available on CY7C402 and CY7C404
- Capable of withstanding greater than 2000V electrostatic discharge

 Pin compatible with MMI 67401A/67402A and NSC DM87S401A/DM87S402A

Functional Description

The CY7C401 and CY7C403 are asynchronous first-in first-out memories (FIFOs) organized as 64 four bit words. The CY7C402 and CY7C404 are similar FIFOs organized as 64 five bit words. Both the CY7C403 and CY7C404 have an Output Enable (OE) function.

The devices accept 4/5 bit words at the data input (DI_0-DI_n) under the control of the Shift In (SI) input. The stored words stack up at the output (DO_0-DO_n) in the order they were entered. A read command on the Shift Out (SO) input causes the next to last word to move to the output and all data shifts down once in the stack. The Input Ready (IR) signal acts as a flag to indicate when the input is ready to accept new data (HIGH), to indicate when the FIFO is full (LOW), and to provide a signal for cascading. The


Output Ready (OR) signal is a flag to indicate the output contains valid data (HIGH), to indicate the FIFO is empty (LOW), and to provide a signal for cascading.

Parallel expansion for wider words is accomplished by logically ANDing the Input Ready (IR) and Output Ready (OR) signals to form composite signals.

Serial expansion is accomplished by tying the data inputs of one device to the data outputs of the previous device.

The Input Ready (IR) pin of the receiving device is connected to the Shift Out (SO) pin of the sending device, and the Output Ready (OR) pin of the sending device is connected to the Shift In (SI) pin of the receiving device.

Reading and writing operations are completely asynchronous, allowing the FIFO to be used as a buffer between two digital machines of widely differing operating frequencies. The 25 MHz operation makes these FIFOs ideal for high speed communication and controller applications.



Selection Guide

		7C40X-10	7C40X-15	7C40X-25
Maximum Shift Rate (MHz)		10	15	25
Maximum Operating	Commercial	75	75	75
Current (mA)	Military	90	90	90



Maximum Ratings

(Above which the useful life may be impaired)

Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage to Ground Potential $\dots -0.5V$ to $+7.0V$
DC Voltage Applied to Outputs in High Z State0.5V to +7.0V
DC Input Voltage 3.0V to + 7.0V
Power Dissipation

Static Discharge Voltage	· 2001V
Latch-up Current	200 mA

Operating Range

Range	Ambient Temperature	$\mathbf{v}_{\mathbf{c}\mathbf{c}}$		
Commercial	0°C to +70°C	5V ± 10%		
Military[1]	-55°C to +125°C	5V ± 10%		

Electrical Characteristics Over Operating Range (Unless Otherwise Noted)

D	December	Test Conditions		7C40X-1	#1-14-	
Parameters	Description	1 est Conditio	Min.	Max.	Units	
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0$	2.4		v	
v_{OL}	Output LOW Voltage	$V_{\rm CC} = \text{Min.}, I_{\rm OL} = 8.0 \text{ m}$	A		0.4	v
V _{IH}	Input HIGH Voltage			2.0	6.0	v
v_{IL}	Input LOW Voltage		-3.0	0.8	v	
I _{IX}	Input Leakage Current	$GND \leq V_I \leq V_{CC}$		-10	+ 10	μΑ
V _{CD}	Input Diode Clamp Voltage ^[2]					
I _{OZ}	Output Leakage Current	GND ≤ V _{OUT} ≤ V _{CC} , V _{CC} = 5.5V Output Disabled (CY7C403 and CY7C404)		-50	+ 50	μΑ
Ios	Output Short Circuit Current[3]	$V_{CC} = Max., V_{OUT} = GND$			-90	mA
	P	$V_{CC} = Max.,$	Commercial		75	mA
I_{CC}	Power Supply Current	$I_{OUT} = 0 \text{ mA}$	Military			mA

Capacitance

Parameters	Parameters Description Test Conditions		Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz}$	$T_A = 25^{\circ}C, f = 1 \text{ MHz}$ 5	
Cout	Output Capacitance	$V_{CC} = 4.5V$	7	pr

Notes:


^{1.} Extended temperature operation guaranteed with 400 linear feet per minute air flow.

^{2.} The CMOS process does not provide a clamp diode. However, the FIFO is insensitive to -3V dc input levels and -5V undershoot pulses of less than 10 ns (measured at 50% point).

^{3.} For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.



AC Test Load and Waveform






Figure 1a

Figure 1b

Equivalent to:

0014-6

Switching Characteristics Over the Operating Range^[4]

Parameters	Description	Test	7C40X-10		7C40X-15		7C403-25 7C404-25		Units
		Conditions	Min.	Max.	Min.	Max.	Min.	Max.	
f _O	Operating Frequency	Note 5		10		15		25	MHz
tPHSI	SI HIGH Time		23		23		11		ns
tPLSI	SI LOW Time		30		25		29		ns
t _{SSI}	Data Setup to SI	Note 6	0		0		0		ns
tHSI	Data Hold from SI	Note 6	40		30		20		ns
t _{DLIR}	Delay, SI HIGH to IR LOW			40		35		21	ns
t _{DHIR}	Delay, SI LOW to IR HIGH			45		40		28	ns
t _{PHSO}	SO HIGH Time		23		23		11		ns
tplso	SO LOW Time		25		25		29		ns
tDLOR	Delay, SO HIGH to OR LOW			40		35		19	ns
t _{DHOR}	Delay, SO LOW to OR HIGH			55		40		34	ns
tsor	Data Setup to OR HIGH	Ī	2		2		2		ns
tHSO	Data Hold from SO LOW		10		10		10		ns
tBT	Bubble through Time		10	90	10	65	10	50	ns
tsir	Data Setup to IR	Note 7	5		5		5		ns
tHIR	Data Hold from IR	Note 7	30		30		20		ns
tPIR	Input Ready Pulse HIGH		23		23		15		ns
tpor	Output Ready Pulse HIGH		23		23		15		ns
t _{PMR}	MR Pulse Width		30		25		25		ns
t _{DSI}	MR HIGH to SI HIGH		35		25		10		ns
tDOR	MR LOW to OR LOW			40		35		25	ns
tDIR	MR LOW to IR HIGH			40		35		25	ns
tLZMR	MR LOW to Output LOW	Note 8		40		35		25	ns
tooe	Output Valid from OE LOW			35		30		20	ns
tHZOE	Output HIGH-Z from OE HIGH	Note 9		30		25		15	ns

Notes:

- 4. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V and output loading of the specified $I_{\rm OL}/I_{\rm OH}$ and 30 pF load capacitance, as in Figure Ia.
- 5. $I/f_O > t_{PHSI} + t_{DHIR}$, $I/f_O > t_{PHSO} + t_{DHOR}$
- 6. tSSI and tHSI apply when memory is not full.

- 7. $t_{\rm SIR}$ and $t_{\rm HIR}$ apply when memory is full, SI is high and minimum bubble through ($t_{\rm BT}$) conditions exist.
- All data outputs will be at LOW level after reset goes high until data is entered into the FIFO.
- HIGH-Z transitions are referenced to the steady-state V_{OH} 500 mV and V_{OL} + 500 mV levels on the output. t_{HZOE} is tested with 5 pF load capacitance as in *Figure 1b*.



Operational Description

CONCEPT

Unlike traditional FIFOs these devices are designed using a dual port memory, read and write pointer, and control logic. The read and write pointers are incremented by the Shift Out (SO) and Shift In (SI) respectively. The availability of an empty space to shift in data is indicated by the Input Ready (IR) signal, while the presence of data at the output is indicated by the Output Ready (OR) signal. The conventional concept of bubble through is absent. Instead, the delay for input data to appear at the output is the time required to move a pointer and propagate an Output Ready (OR) signal. The Output Enable (OE) signal provides the capability to OR tie multiple FIFOs together on a common bus.

RESETTING THE FIFO

Upon power up, the FIFO must be reset with a Master Reset (MR) signal. This causes the FIFO to enter an empty condition signified by the Output Ready (OR) signal being LOW at the same time the Input Ready (IR) signal is HIGH. In this condition, the data outputs DO₀-DO_n) will be in a LOW state.

SHIFTING DATA IN

Data is shifted in on the rising edge of the Shift In (SI) signal. This loads input data into the first word location of the FIFO. On the falling edge of the Shift In (SI) signal, the write pointer is moved to the next word position and

the Input Ready (IR) signal goes HIGH indicating the readiness to accept new data. If the FIFO is full, the Input Ready (IR) will remain LOW until a word of data is shifted out.

SHIFTING DATA OUT

Data is shifted out of the FIFO on the falling edge of the Shift Out (SO) signal. This causes the internal read pointer to be advanced to the next word location. If data is present, valid data will appear on the outputs and the Output Ready (OR) signal will go HIGH. If data is not present, the Output Ready (OR) signal will stay LOW indicating the FIFO is empty. Upon the rising edge of Shift Out (SO), the Output Ready (OR) signal goes LOW. Previous data remains on the output until the falling edge of Shift Out (SO).


BUBBLE THROUGH

Two bubble through conditions exist. The first is when the device is empty. After a word is shifted into an empty device, the data propagates to the output. After a delay, the Output Ready (OR) flag goes HIGH indicating valid data at the output.

The second bubble through condition occurs when the device is full. Shifting data out creates an empty location which propagates to the input. After a delay, the Input Ready (IR) flag goes HIGH. If the Shift In (SI) signal is HIGH at this time, data on the input will be shifted in.


Switching Waveforms

Data In Timing Diagram



0014-7

Data Out Timing Diagram




0014-9




Switching Waveforms (Continued)


Bubble Through, Data Out To Data In Diagram




Bubble Through, Data In To Data Out Diagram



Master Reset Timing Diagram




Output Enable Timing Diagram





0014-12





Typical DC and AC Characteristics
























FIFO Expansion

128 x 4 Application



FIFOs can be easily cascaded to any desired depth. The handshaking and associated timing between the FIFOs are handled by the inherent timing of the devices.



FIFOs are expandable in depth and width. However, in forming wider words two external gates are required to generate composite Input and Output Ready flags. This need is due to the variation of delays of the FIFOs.

User Notes:

- When the memory is empty the last word read will remain on the outputs until the master reset is strobed or a new data word bubbles through to the output. However, OR will remain LOW, indicating data at the output is not valid.
- When the output data changes as a result of a pulse on SO, the OR signal always goes LOW before there is any change in output data and stays LOW until the new data has appeared on the outputs. Anytime OR is HIGH, there is valid stable data on the outputs.
- 3. If SO is held HIGH while the memory is empty and a word is written into the input, that word will ripple through the memory to the output. OR will go HIGH for one internal cycle (at least to_{RL}) and then go back LOW again. The stored word will remain on the outputs. If more words are written into the FIFO, they will line up behind the first word and will not appear on the outputs until SO has been brought LOW.
- 4. When the master reset is brought LOW, the outputs are cleared to LOW, IR goes HIGH and OR goes LOW. If SI is HIGH when the master reset goes HIGH then the data on the inputs will be written into the memory and IR will return to the LOW state until SI is brought LOW. If SI is LOW when the master reset is ended, then IR will go HIGH, but the data on the inputs will not enter the memory until SI goes HIGH.
- All Cypress FIFOs will cascade with other Cypress FIFOs. However, they may not cascade with pin-compatible FIFO's from other manufacturers.



Ordering Information

Ordering Code (25 MHz)	Package Type	Operating Range
CY7C403-25PC	P1	Com.
CY7C404-25PC	P3	
CY7C403-25DC	D2	
CY7C404-25DC	D4	
CY7C403-25LC	L61	
CY7C404-25LC	L61	
CY7C403-25DMB	D2	Mil.
CY7C404-25DMB	D4	
CY7C403-25LMB	L61	
CY7C404-25LMB	L61	

Ordering Code (15 MHz)	Package Type	Operating Range
CY7C401-15PC	P1	Com.
CY7C402-15PC	P3	
CY7C403-15PC	P1	
CY7C404-15PC	P3	
CY7C401-15DC	D2	
CY7C402-15DC	D4	
CY7C403-15DC	D2	
CY7C404-15DC	D4	
CY7C401-15LC	L61	
CY7C402-15LC	L61	
CY7C403-15LC	L61	
CY7C404-15LC	L61	
CY7C401-15DMB	D2	Mil.
CY7C402-15DMB	D4	
CY7C403-15DMB	D2	
CY7C404-15DMB	D4	
CY7C401-15LMB	L61	
CY7C402-15LMB	L61	
CY7C403-15LMB	L61	
CY7C404-15LMB	L61	

Ordering Code (10 MHz)	Package Type	Operating Range
CY7C401-10PC	P1	Com.
CY7C402-10PC	P3	
CY7C403-10PC	P1	
CY7C404-10PC	P3	
CY7C401-10DC	D2	
CY7C402-10DC	D4	
CY7C403-10DC	D2	
CY7C404-10DC	D4	
CY7C401-10LC	L61	
CY7C402-10LC	L61	
CY7C403-10LC	L61	
CY7C404-10LC	L61	
CY7C401-10DMB	D2	Mil.
CY7C402-10DMB	D4	
CY7C403-10DMB	D2	
CY7C404-10DMB	D4	
CY7C401-10LMB	L61	
CY7C402-10LMB	L61	
CY7C403-10LMB	L61	
CY7C404-10LMB	L61	



CMOS Four-Bit Slice

Features

- Fast
 CY7C901-31 has a 31 ns
 (Min.) Clock Cycle; Commercial
 CY7C901-32 has a 32 ns
 (Min.) Clock Cycle; Military
- Low Power
 I_{CC} (Max.) = 70 mA;
 Commercial
 I_{CC} (Max.) = 90 mA;
 Military
- V_{CC} Margin
 5V ±10%
 All parameters guaranteed
 over commercial and military
 operating temperature range
- Eight Function ALU
 Performs eight operations on two 4-bit operands
- Expandable Infinitely expandable in 4-bit increments

- Four Status Flags
 Carry, overflow, negative, zero
- ESD Protection
 Capable of withstanding greater than 2000V static discharge voltage
- Pin Compatible and Functional Equivalent to AM2901B, C

Functional Description

The CY7C901 is a high-speed, expandable, 4-bit wide ALU that can be used to implement the arithmetic section of a CPU, peripheral controller, or programmable controller. The instruction set of the CY7C901 is basic but yet so versatile that it can emulate the ALU of almost any digital computer.

The CY7C901, as illustrated in the block diagram, consists of a 16-word by 4-bit dual-port RAM register file, a


4-bit ALU and the required data manipulation and control logic.

The operation performed is determined by nine input control lines (I_0 to I_8) that are usually inputs from a microinstruction register.

The CY7C901 is expandable in 4-bit increments, has three-state data outputs as well as flag output, and can use either a full look ahead carry or a ripple carry.

The CY7C901 is a pin compatible, functional equivalent, improved performance replacement for the AM2901.

The CY7C901 is fabricated using an advanced 1.2 micron CMOS process that eliminates latchup, results in ESD protection over 2000V and achieves superior performance with low power dissipation.





Selection Guide See last page for ordering information.

Clock Cycle (Min.) in ns	Operating I _{CC} (Max.) in mA	Operating Range	Part Number
31	70	Commercial	CY7C901-31
32	90	Military	CY7C901-32
69	70	Commercial	CY7C901-69
88	90	Military	CY7C901-88

Maximum Ratings

(Above which the useful life may be impaired)
Storage Temperature $\dots -65^{\circ}C$ to $+150^{\circ}C$
Ambient Temperature with Power Applied -55° C to $+125^{\circ}$ C
Supply Voltage to Ground Potential (Pin 10 to Pin 30)
DC Voltage Applied to Outputs in High Z State $-0.5V$ to $+7.0V$
DC Input Voltage3.0V to +7.0V

Din Dofinitions

Pin D Signal	em	itions
Name	I/O	Description
A ₀ -A ₃	I	These 4 address lines select one of the registers in the stack and output its contents on the (internal) A port.
B ₀ -B ₃	I	These 4 address lines select one of the registers in the stack and output is contents on the (internal) B port. This can also be the destination address when data is written back into the register file.
I ₀ -I ₈	I	These 9 instruction lines select the ALU data sources $(I_0, 1, 2)$, the operation to be performed $(I_3, 4, 5)$ and what data is to be written into either the Q register or the register file $(I_6, 7, 8)$.
$D_0 - D_3$	I	These are 4 data input lines that may be selected by the $I_{0, 1, 2}$ lines as inputs to the ALU.
Y ₀ -Y ₃	Ο	These are three-state data output lines that, when enabled, output either the output of the ALU or the data in the A latches, as determined by the code on the I ₆ , 7, 8 lines.
ŌĒ	I	Output Enable. This is an active LOW input that controls the Y_0-Y_3 outputs. When this signal is LOW the Y outputs are enabled and when it is HIGH they are in the high impedance state.
CP	I	Clock Input. The LOW level of the clock write data to the 16 x 4 RAM. The HIGH level of the clock writes data from the RAM to the A-port and B-port latches. The operation of the Q register is similar. Data is entered into the master latch on the LOW level of the clock and transferred from master to slave when the clock is HIGH.
Q ₃ RAM ₃	I/O	These two lines are bidirectional and are controlled by the $I_{6,7,8}$ inputs. Electrically they are three-state output drivers connected to the

TTL compatible CMOS inputs.

Output Current into Outputs (Low)	30 mA
Static Discharge Voltage> (Per MIL-STD-883 Method 3015.2)	2001V
Latchup Current (Outputs)>20	00 mA

Operating Range

Range	Ambient Temperature	v _{cc}
Commercial	0°C to +70°C	5V ± 10%
Military	-55°C to +125°C	5V ± 10%

Signal Name I/O

(Cont.)

Commercial	0001700	J V ± 1076
Military	-55°C to +125°C	5V ± 10%

 Q_3 RAM₃

I/O Outputs: When the destination code on lines $I_{6,7}$, g indicates a shift left (UP) operation the threestate outputs are enabled and the MSB of the Q

register is output on the Q3 pin and the MSB of the ALU output (F₃) is output on the RAM 3 Inputs: When the destination code indicates a

Description

shift right (DOWN) the pins are the data inputs to the MSB of the Q register and the MSB of the RAM.

I/O These two lines are bidirectional and function in a Q_0 RAM_0 manner similar to the Q3 and RAM3 lines, except that they are the LSB of the Q register and RAM.

The carry-in to the internal ALU.

O The carry-out from the internal ALU.


The carry generate and the carry propagate outputs of the ALU, which may be used to perform a carry look-ahead operation over the 4bits of the ALU.

OVR Overflow. This signal is logically the exclusive-OR of the carry-in and the carry-out of the MSB of the ALU. This pin indicates that the result of the ALU operation has exceeded the capacity of the machine. It is valid only for the sign bit and assumes two's complement coding for negative numbers.

F = 0 O Open collector output that goes HIGH if the data on the ALU outputs (F_{0, 1, 2, 3}) are all LOW. It indicates that the result of an ALU operation is zero (positive logic).

F3 O The most significant bit of the ALU output.







Functional Tables

	Micro Code		de	ALU Source Operands		
Mnemonic	I ₂	I ₁	I ₀	Octal Code	R	s
AQ AB ZQ ZB	L	L	L	0	Α	Q
AB	L	L	H	1	A	B
ZQ	L	Н	L	2	0	l Q
ZB	L	Н	Н	3	О	B
ZA	H	L	L	4	О	A
DA	H	L	H	5	D	A
DQ	Н	Н	L	6	D	Q
DQ DZ	H	Н	H	7	D	Ò

Figure	2. AT	U Source	e Opera	nd C	ontrol

		Mic	ro C	ode	ALU	l	
Mnemonic	I ₅	I4	I ₃	Octal Code	Function	Symbol	
ADD	L	L	L	0	R Plus S	R + S	
SUBR	L	L	Н	1	S Minus R	S-R	
SUBS	L	Н	L	2	R Minus S	R - S	
OR	L	Н	Н	3	R OR S	$R \lor S$	
AND	Н	L	L	4	R AND S	$R \wedge S$	
NOTRS	Н	L	Н	5	R AND S	$\overline{\mathbf{R}} \wedge \mathbf{S}$	
EXOR	Н	Н	L	6	R EX-OR S	R¥S	
EXNOR	Н	Н	H	7	R EX-NOR S	$R \forall S$	

Figure 3. ALU Function Control

Mnemonic		Mic	ro Co	ode	RAM	Function		-Reg. nction	Y	RA Shi	Q Shifter		
Willemonic	I ₈	I ₇	I ₆	Octal Code	Shift	Load	Shift	Load	Output	RAM ₀	RAM ₃	Q ₀	Q ₃
QREG	L	L	L	0	X	None	None	$F \rightarrow Q$	F	Х	X	X	X
NOP	L	L	Н	1	X	None	X	None	F	X	X	X	X
RAMA	L	Н	L	2	None	$F \rightarrow B$	X	None	Α	Х	Х	X	X
RAMF	L	Н	Н	3	None	$F \rightarrow B$	Х	None	F	х	X	X	X
RAMQD	Н	L	L	4	DOWN	$F/2 \rightarrow B$	DOWN	$Q/2 \rightarrow Q$	F	F ₀	IN ₃	Q_0	IN ₃
RAMD	Н	L	Н	5	DOWN	$F/2 \rightarrow B$	X	None	F	F ₀	IN ₃	Q_0	X
RAMQU	Н	Н	L	6	UP	2F → B	UP	$2Q \rightarrow Q$	F	IN ₀	F ₃	IN ₀	Q ₃
RAMU	Н	Н	Н	7	UP	$2F \rightarrow B$	X	None	F	IN ₀	F ₃	X	Q ₃

X = Don't care. Electrically, the input shift pin is a TTL input internally connected to a three-state output which is in the high-impedance state.

Figure 4. ALU Destination Control

	I ₂₁₀ Octal	0	1	2	3	4	5	6	7
	ALU Source								
Octal I ₅₄₃	ALU Function	A, Q	A, B	0, Q	О, В	O, A	D, A	D, Q	D, O
0	$C_n = L$	A+Q	A+B	Q	В	A	D+A	D+Q	D
	R plus S C _{n+H}	A+Q+1	A+B+1	Q+1	B+1	A + 1	D+A+1	D+Q+1	D+1
1	$C_n = L$	Q-A-1	B-A-1	Q-1	B-1	A-1	A-D-1	Q-D-1	- D -1
	S minus R $C_n = H$	Q-A	B-A	Q	В	A	A-D	Q-D	- D
2	$C_n = L$	A-Q-1	A-B-1	-Q-1	-B-1	-A-1	D-A-1	D-Q-1	D-1
	$R \text{ minus } S$ $C_n = H$	A-Q	A-B	-Q	- B	- A	D-A	D-Q	D
3	RORS	A∨Q	A∨B	Q	В	A	D∨A	D∨Q	D
4	R AND S	$\mathbf{A} \wedge \mathbf{Q}$	A∧B	0	0	0	D∧A	D∧Q	0
5	R AND S	$\overline{\mathbf{A}} \wedge \mathbf{Q}$	Ā∧B	Q	В	A	$\overline{\mathbf{D}} \wedge \mathbf{A}$	$\overline{\mathbf{D}} \wedge \mathbf{Q}$	0
6	R EX-OR S	A∀Q	A¥B	Q	В	A	D∀A	D∀Q	D
7	R EX-NOR S	Ā¥Q	Ā¥B	Q	B	Ā	D∀A	D¥Q	$\overline{\mathtt{D}}$

 $^{+ =} Plus; - = Minus; \lor = OR; \land = AND; \lor = EX-OR$

Figure 5. Source Operand and ALU Function Matrix

A = Register Addressed by A inputs.

B = Register Addressed by B inputs.

UP is toward MSB, DOWN is toward LSB.



Description of Architecture

General Description

A block diagram of the CY7C901 is shown in Figure 1. The circuit is a 4-bit slice consisting of a register file (16 x 4 dual port RAM), the ALU, the Q register and the necessary control logic. It is expandable in 4-bit increments.

RAM

The RAM is addressed by two 4-bit address fields (A_0-A_3, B_0-B_3) that cause the data to appear at the A or B (internal) ports. If the A and B addresses are the same, the data at the A and B ports will be identical.

New data is written into the RAM location specified by the B address when the RAM write enable (RAM EN) is active and the clock input is LOW. Each of the four RAM inputs is driven by a 3-input multiplexer that allows the outputs of the ALU ($F_{0, 1, 2, 3}$) to be shifted one bit position to the left, the right, or not to be shifted. The other inputs to the multiplexer are from the RAM3 and RAM0 I/O pins.

For a shift left (up) operation, the RAM₃ output buffer is enabled and the RAM₀ multiplexer input is enabled. For a shift right (down) operation the RAM₀ output buffer is enabled and the RAM₃ multiplexer input is enabled.

The data to be written into the RAM is applied to the D inputs of the CY7C901 and is passed (unchanged) through the ALU to the RAM location addressed by the A or B word address.

The outputs of the RAM A and B ports drive separate 4-bit latches that are enabled (follow the RAM data) when the clock is HIGH. The outputs of the A latches go to three multiplexers whose outputs drive the two inputs to the ALU ($R_{0,\,1,\,2,\,3}$) and ($S_{0,\,1,\,2,\,3}$) and the ($Y_{0,\,1,\,2,\,3}$) chip outputs.

ALU (Arithmetic Logic Unit)

The ALU can perform three arithmetic and five logical operations on two 4-bit input words, R and S. The R inputs are driven from four 2-input multiplexers whose inputs are from either the (RAM) A-port or the external data (D) inputs. The S inputs are driven from four 3-input multiplexers whose inputs are from the A-port, the B-port, or the Q register. Both multiplexers are controlled by the

 $I_{0,\;1,\;2}$ inputs as shown in Figure 2. This configuration of multiplexers on the ALU R and S inputs enables the user to select eight pairs of combinations of A, B, D, Q and "0" (unselected) inputs as 4-bits operands to the ALU. The logical and arithmetic operations performed by the ALU upon the data present at its R and S inputs are tabulated in Figure 3. The ALU has a carry-in (C_n) input, carry-propagate (P) output, carry-generate (G) output, carry-out (C_n+4) and overflow (OVR) pins to enable the user to (1) speed up arithmetic operations by implementing carry look-ahead logic and (2) determine if an arithmetic overflow has occurred.

The ALU data outputs $(F_{0, 1, 2, 3})$ are routed to the RAM, the Q register inputs and the Y outputs under control of the $I_{6, 7, 8}$ control signal inputs as shown in Figure 4. In addition, the MSB of the ALU is output as F3 so that the user can examine the sign bit without enabling the three-state outputs. An open-collector output, F=0, is provided that is HIGH when $F_0=F_1=F_2=F_3=0$ so that the user can determine when the ALU output is zero by wire ORing similar outputs together.

Q Register

The Q register functions as an accumulator or temporary storage register. Physically it is a 4-bit register implemented with master-slave latches. The inputs to the Q register are driven by the outputs from four 3-input multiplexers under control of the $I_{6,\,7,\,8}$ inputs. The Q0 and Q3 I/O pins function in a manner similar to the RAM0 and RAM3 pins. The other inputs to the multiplexer enable the contents of the Q register to be shifted up or down, or the outputs of the ALU to be entered into the master latches. Data is entered into the master latches when the clock is LOW and transferred from master to slave (output) when the clock changes from LOW to HIGH.

ALU Source Operand and ALU Functions

The ALU source operands and ALU function matrix is summarized in Figure 5 and separated by logic operation or arithmetic operation in Figures 6 and 7, respectively. The $I_{0, 1, 2}$ lines select eight pairs of source operands and the $I_{3, 4, 5}$ lines select the operation to be performed. The carry-in (C_n) signal affects the arithmetic result and the internal flags; not the logical operations.



Conventional Addition and Pass-Increment/ Decrement

When the carry-in is HIGH and either a conventional addition or a PASS operation is performed, one (1) is added to the result. If the DECREMENT operation is performed when the carry-in is LOW, the value of the operand is reduced by one. However, when the same operation is performed when the carry-in is HIGH, it nullifies the DECREMENT operation so that the result is equivalent to the PASS operation.

Octal I543, I210	Group	Function
4 0	AND	ΑΛQ
4 1	1	$\mathbf{A} \wedge \mathbf{B}$
4 5		$\mathbf{D} \wedge \mathbf{A}$
4 6		$\mathbf{D} \wedge \mathbf{Q}$
30	OR	AVQ
3 1		$\mathbf{A} \vee \mathbf{B}$
3 5		DVA
3 6		DVQ
60	EX-OR	A ¥ Q
61	227 010	A ¥ B
6.5	ł	D ¥ A
66		$D \vee Q$
70	EX-NOR	$\overline{A} \vee \overline{Q}$
7 1		$\overline{A} \vee \overline{B}$
7 5		$\overline{D \vee A}$
76	1	$\overline{D \vee Q}$
7 2	INVERT	Q
7 3		$\overline{\mathbf{B}}$
74	ļ.	Ā
77		$\overline{\mathbf{D}}$
62	PASS	Q
63		B
64		A
67		D
3 2	PASS	Q
3 3		B
3 4		A
3 7		D
4 2	"ZERO"	0
4 3		0
4 4		0
4 7		0
50	MASK	$\overline{\mathbf{A}} \wedge \mathbf{Q}$
5 1		$\overline{\mathbf{A}} \wedge \overline{\mathbf{B}}$
5 5		$\overline{\mathbf{D}} \wedge \mathbf{A}$
5 6		$\overline{\mathbf{D}} \wedge \mathbf{Q}$

Figure 6. ALU Logic Mode Functions

Subtraction

Recall that in two's complement coding -1 is equal to all ones and that in one's complement coding zero is equal to all ones. To convert a positive number to its two's complement (negative) equivalent, invert (complement) the number and add 1 to it; i.e., TWC = ONC + 1. In Figure 7 the symbol -Q represents the two's complement of Q so that the one's complement of Q is then -Q - 1.

Octal	$C_n = 0$	(Low)	$C_n = 1$	(High)
I ₅₄₃ , I ₂₁₀	Group	Function	Group	Function
0.0		A+Q		A+Q+1
01	ADD	A+B	ADD plus	A+B+1
0.5	ADD	D+A	one	D+A+1
06		D+Q		D+Q+1
02		Q		Q+1
0.3	PASS	В	T	B+1
04	PASS	A	Increment	A + 1
07		D		D+1
1 2		Q-1		Q
1 3	Decrement	B-1	PASS	В
14		A-1	PASS	A
2 7		D-1		D
2 2		-Q-1		-Q
2 3	l'a Cama	-B-1	2's Comp.	$-\mathbf{B}$
2 4	1's Comp.	$-\mathbf{A}-1$	(Negate)	$-\mathbf{A}$
17		-D-1		-D
10		Q-A-1		Q-A
11		B-A-1		B-A
1 5		A-D-1		A-D
16	Subtract	Q-D-1	Subtract	Q-D
20	(1's Comp.)	A-Q-1	(2's Comp.)	A-Q
2 1		A-B-1		A – B
2.5		D-A-1		D-A
26		D-Q-1		D-Q

Figure 7. ALU Arithmetic Mode Functions



Logic Functions for \overline{G} , \overline{P} , C_{n+4} , and OVR

The four signals G, P, C_{n+4} , and OVR are designed to indicate carry and overflow conditions when the CY7C901 is in the add or subtract mode. The table below indicates the logic equations for these four signals for each of the eight ALU functions. The R and S inputs are the two inputs selected according to Figure 2.

Definitions (+ = OR)

$P_0 = R_0 + S_0$	$G_0 = R_0 S_0$
$\mathbf{P}_1 = \mathbf{R}_1 + \mathbf{S}_1$	$G_1 = R_1 S_1$
$P_2 = R_2 + S_2$	$G_2 = R_2 S_2$
$\mathbf{P_3}=\mathbf{R_3}+\mathbf{S_3}$	$G_3 = R_3S_3$
$C_4 = G_3 + P_3G_2 +$	$P_3P_2G_1 + P_3P_2G_0 + P_3P_2P_1P_0C_n$
	$P_2P_1G_0 + P_2P_1P_0C_n$

I ₅₄₃	Function	P	G	C _N +4	OVR			
0	R+S	$\overline{P_3P_2P_1P_0}$	$\overline{G_3 + P_3G_2 + P_3P_2G_1 + P_3P_2P_1G_0}$	C ₄	C ₃ ¥ C ₄			
1	S-R	$S-R$ \leftarrow Same as $R+S$ equations, but substitute $\overline{R_i}$ for R_i in definitions						
2	R-S	←	Same as R + S equations, but sub	estitute $\overline{S_i}$ for S_i in definition	s →			
3	$R \lor S$	LOW	$\mathbf{P_3P_2P_1P_0}$	$\overline{P_3P_2P_1P_0} + C_n$	$\overline{P_3P_2P_1P_0} + C_n$			
4	R ∧ S	LOW	$\overline{G_3+G_2+G_1+G_0}$	$G_3+G_2+G_1+G_0+C_n$	$G_3 + G_2 + G_1 + G_0 + C_n$			
5	$\overline{\mathbf{R}} \wedge \mathbf{S}$	LOW	← Same as R ∧ S equations, but	substitute $\overline{R_i}$ for R_i in defini	tions ->			
6	R ¥ S		$\leftarrow \qquad \qquad \text{Same as } \overline{R \vee S}, t$	out substitute $\overline{R_i}$ for R_i in de	finitions ->			
7	R¥S	$G_3 + G_2 + G_1 + G_0$	$G_3 + P_3G_2 + P_3P_2G_1 + P_3P_2P_1P_0$	$\frac{\overline{G_3 + P_3G_2 + P_3P_2G_1}}{+ P_3P_2P_1P_0 (G_0 + \overline{C}_n)}$	See note			

Notes

 $\begin{array}{l} [P_2+G_2P_1+\overline{G_2}\overline{G_1}\overline{P_0}+\overline{G_2}\overline{G_1}\overline{G_0}C_n] \ \forall \ [P_3+\overline{G_3}\overline{P_2}+\overline{G_3}\overline{G_2}\overline{P_1}+\overline{G_3}\overline{G_2}\overline{G_1}\overline{P_0}+\overline{G_3}\overline{G_2}\overline{G_1}\overline{G_0}C_n] \\ +=OR \end{array}$

Figure 8



Electrical Characteristics Over Commercial and Military Operating Range V_{CC} Min. = 4.5V, V_{CC} Max. = 5.5V

Parameters	Description	Test Conditi	ons	Min.	Max.	Units
V _{OH}	Output HIGH Voltage	$V_{CC} = Min.$ $I_{OH} = -3.4 \text{ mA}$	2.4		v	
V _{OL}	Output LOW Voltage	$V_{CC} = Min.$ $I_{OL} = 20 \text{ mA Commerc}$ $I_{OL} = 16 \text{ mA Military}$	cial		0.4	v
V _{IH}	Input HIGH Voltage			2.0	v_{cc}	v
v_{IL}	Input LOW Voltage			-3.0	0.8	v
I _{IH}	Input HIGH Current	$V_{CC} = Max.$ $V_{IN} = V_{CC}$			10	μΑ
I _{IL}	Input LOW Current	$V_{CC} = Max.$ $V_{IN} = V_{SS}$			-10	μΑ
I _{OH}	Output HIGH Current	$V_{CC} = Min.$ $V_{OH} = 2.4V$		-3.4		mA
I _{OL}	Output LOW Current	$V_{CC} = Min.$ $V_{OL} = 0.4V$	Commercial Military	20 16		mA mA
I _{OZ}	Output Leakage Current	$V_{CC} = Max.$ $V_{OUT} = V_{SS} - V_{CC}$		-40	+40	μ Α μ Α
I _{SC}	Output Short Circuit Current[1]	$V_{CC} = Max.$ $V_{OUT} = 0V$			-85	mA
I _{CC}	Supply Current	$V_{CC} = Max.$	Commercial Military		70 90	mA mA


Capacitance^[2]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 MHz$	5	pF
Cout	Output Capacitance	$V_{CC} = 5.0V$	7) P1


Notes:

- 1. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second.
- 2. Tested on a sample basis.

Output Loads used for AC Performance Characteristics



All outputs except open drain



Open drain (F = 0)

NT-4---

- 1. C_L = 50 pF includes scope probe, wiring and stray capacitance.
- 2. $C_L = 5 pF$ for output disable tests.



CY7C901-31 and CY7C901-69 Guaranteed Commercial Range AC Performance Characteristics

The tables below specify the guaranteed AC performance of these devices over the Commercial (0°C to 70°C) operating temperature range with V_{CC} varying from 4.5V to 5.5V. All times are in nanoseconds and are measured between the 1.5V signal levels. The inputs switch between 0V and 3V with signal transition rates of 1V per nanosecond. All outputs have maximum DC current loads. See page 8 for loading circuit information.

This data applies to parts with the following numbers:

CY7C901-31PC CY7C901-31DC CY7C901-31LC CY7C901-69PC CY7C901-69DC CY7C901-69LC


Cycle Time and Clock Characteristics

CY7C901-	31	69
Read-Modify-Write Cycle (from selection of A, B registers to end of cycle).	31 ns	69 ns
Maximum Clock Frequency to shift Q (50% duty cycle, I = 432 or 632)	32 MHz	16 MHz
Minimum Clock LOW Time	15 ns	30 ns
Minimum Clock HIGH Time	15 ns	30 ns
Minimum Clock Period	31 ns	69 ns

Combinational Propagation Delays. C_L = 50 pF

To Output	,	7	F	·3	C-	+ 4	ō	P	F:	= 0	0	VR		M_0	(20
From Input		•	_	3	_ ~n			, -	_	•		· <u>-</u>	RA	М3	C	23
CY7C901-	31	69	31	69	31	69	31	69	31	69	31	69	31	69	31	69
A, B Address	40	60	40	61	40	59	37	50	40	70	40	67	40	71	1	
D	30	38	30	36	30	40	30	33	38	48	30	44	30	45		_
C _n	22	30	22	29	20	20			25	37	22	29	25	38	1	
I ₀₁₂	35	50	35	47	35	45	37	45	37	56	35	53	35	57	-	_
I ₃₄₅	35	51	35	52	35	52	35	45	38	60	35	49	35	53	-	
I ₆₇₈	25	28	_	_	_	_		_	_	_		_	26	35	26	35
A Bypass ALU $(I = 2XX)$	35	37	_	_	_	_	_	_	_	_	_	_	_	_	_	_
Clock _	35	49	35	48	35	47	35	37	35	58	35	55	35	59	28	29

Set-up and Hold Times Relative to Clock (CP) Input



Output Enable/Disable Times

Output disable tests performed with C_L = 5 pF and measured to 0.5V change of output voltage level.

Device	Input	Output	Enable	Disable
CY7C901-31	ŌĒ	Y	23	23
CY7C901-69	ŌĒ	Y	35	25

Notes:

- 1. A dash indicates a propagation delay path or set-up time constraint does not exist.
- 2. Certain signals must be stable during the entire clock LOW time to avoid erroneous operation. This is indicated by the phrase "do not change".
- 3. Source addresses must be stable prior to the clock H -> L transition to allow time to access the source data before the latches close. The A address may then be changed. The B address could be changed if it is not a destination; i.e. if data is not being written back into the RAM. Normally A and B are not changed during the clock LOW time.
- 4. The set-up time prior to the clock $L \rightarrow H$ transition is to allow time for data to be accessed, passed through the ALU, and returned to the RAM. It includes all the time from stable A and B addresses to the clock L \rightarrow H transition, regardless of when the clock H \rightarrow L transition occurs.

88 ns

32 ns



CY7C901-32 and CY7C901-88 Guaranteed Military Range AC Performance Characteristics

The tables below specify the guaranteed AC performance of these devices over the Military ($-55^{\circ}C$ to $+125^{\circ}C$) operating temperature range with $V_{\rm CC}$ varying from 4.5V to 5.5V. All times are in nanoseconds and are measured between the 1.5V signal levels. The inputs switch between 0V and 3V with signal transition rates of 1V per nanosecond. All outputs have maximum DC current loads. See page 8 for loading circuit information.

This data applies to parts with the following numbers:

CY7C901-32DM CY7C901-32LM CY7C901-88DM CY7C901-88LM

Combinational Propagation Delays $C_L = 50 pF$


CY7C901-	32	88
Read-Modify-Write Cycle (from selection of A, B registers to end of cycle).	32 ns	88 ns
Maximum Clock Frequency to shift Q (50% duty cycle, I = 432 or 632)	31 MHz	15 MHz
Minimum Clock LOW Time	15 ns	30 ns
Minimum Clock HIGH Time	15 ns	30 ns

Cycle Time and Clock Characteristics

Minimum Clock Period

To Output	,	Y	F	3	Cn	+ 4	<u>G</u>	, P	F=	= 0	O'	VR		M ₀ M ₃		20 23
From Input														,		
CY7C901-	32	88	32	88	32	88	32	88	32	88	32	88	32	88	32	88
A, B Address	48	82	48	84	48	80	44	70	48	90	48	86	48	94	ı	
D	37	44	37	38	37	40	34	34	40	50	37	45	37	48	_	
C _n	25	34	25	32	21	24	_	_	28	38	25	31	28	39	_	
I ₀₁₂	40	53	40	50	40	47	44	46	44	65	40	55	40	58	_	_
I ₃₄₅	40	58	40	58	40	58	40	48	40	64	40	56	40	55	_	_
I ₆₇₈	29	29	_	_		_		_		_	_	_	29	27	29	27
A Bypass ALU $(I = 2XX)$	40	50	_		-	_	_	_	_	_	_	_	_	_	_	_
Clock _	40	53	40	50	40	49	40	41	40	63	40	58	40	61	33	31

Set-up and Hold Times Relative to Clock (CP) Input



Output Enable/Disable Times

Output disable tests performed with C_L = 5 pF and measured to 0.5V change of output voltage level.

Device	Input	Output	Enable	Disable
CY7C901-32	ŌĒ	Y	25	25
CY7C901-88	ŌĒ	Y	40	25


Notes:

- 1. A dash indicates a propagation delay path or set-up time constraint does not exist.
- Certain signals must be stable during the entire clock LOW time to avoid erroneous operation. This is indicated by the phrase "do not change".
- 3. Source addresses must be stable prior to the clock H → L transition to allow time to access the source data before the latches close. The A address may then be changed. The B address could be changed if it is not a destination; i.e. if data is not being written back into the RAM. Normally A and B are not changed during the clock LOW time.
- 4. The set-up time prior to the clock L → H transition is to allow time for data to be accessed, passed through the ALU, and returned to the RAM. It includes all the time from stable A and B addresses to the clock L → H transition, regardless of when the clock H → L transition occurs.



Minimum Cycle Time Calculations for 16-bit Systems


Speed used in calculations for parts other than CY7C901 are representative for MSI parts.



Pipelined System. Add without Simultaneous Shift.

			Data Loop					Control Loop	
	0	Register	Clock to Output	9		0	Register	Clock to Output	9
+	2	CY7C901	A, B to G, P	37	+	6	MŬX	Select to Output	13
+	3	Carry Logic	\overline{G}_0 , \overline{P}_0 to C_{n+2}	10	+	Ø	CY7C910	CC to Output	45
+	•	CY7C901	C_n to C_{n+4} , OVR, F_3 , $F = 0$, Y	25	+	◉	PROM	Access Time	35
+	3	Register	Set-up Time	2	+	0	Register	Set-up Time	2
		•	•	83 ns			•	•	104 ns

Minimum Clock period = 104 ns



$\label{lem:pipelined} \textbf{Pipelined System. Simultaneous Add and Shift Down (RIGHT).}$

			Data Loop					Control Loop	
	Φ	Register	Clock to Output	9		Φ	Register	Clock to Output	9
+	3	CY7C901	A, B to \overline{G} , \overline{P}	37	+	6	MŬX	Select to Output	13
+	3	Carry Logic	$\overline{G_0}$, $\overline{P_0}$ to C_{n+Z}	10	+	Ø	CY7C910	CC to Output	45
+	④	CY7C901	C _n to F ₃ , OVR,	25	+	⑧	PROM	Access Time	35
+	(3)	XOR and MUX		21	+	O	Register	Set-up Time	2
+	•	CY7C901	RAM ₃ Set-up	12			•	-	104 ns
			•	114 ns					


Minimum clock period = 114 ns



Ordering Information

Clock Cycle (ns)	Ordering Code	Package Type	Operating Range
31	CY7C901-31PC	P17	Commercial
69	CY7C901-69PC	P17	Commercial
31	CY7C901-31DC	D18	Commercial
69	CY7C901-69DC	D18	Commercial
31	CY7C901-31LC	L67	Commercial
69	CY7C901-69LC	L67	Commercial
32	CY7C901-32DMB	D18	Military
88	CY7C901-88DMB	D18	Military
32	CY7C901-32LMB	L67	Military
88	CY7C901-88LMB	L67	Military

Pin Configuration



0030-9



CMOS Micro Program Sequencers

Features

- Fast
 - CY7C909/11 has a 30 ns (min.) clock to output cycle time; commercial
 - CY7C909/11 has a 40 ns (min.) clock to output cycle time; military
- Low Power
 - I_{CC} (max.) = 55 mA; commercial
 - I_{CC} (max.) = 55 mA; military
- V_{CC} margin
 - $-5 V \pm 10\%$
 - All parameters guaranteed over commercial and military operating temperature range
- Expandable Infinitely expandable in 4-bit increments

- ESD Protection
 Capable of withstanding greater than 2000V static discharge voltage
- Pin compatible and functional equivalent to AMD AM2909A/AM2911A


Description

The CY7C909 and CY7C911 are highspeed, four-bit wide address sequencers intended for controlling the sequence of execution of microinstructions contained in microprogram memory. They may be connected in parallel to expand the address width in 4 bit increments. Both devices are implemented in high performance CMOS for optimum speed and power.

The CY7C909 can select an address from any of four sources. They are:

1) a set of four external direct inputs (D_i); 2) external data stored in an internal register (R_i); 3) a four word deep push/pop stack; or 4) a program counter register (which usually contains the last address plus one). The push/pop stack includes control lines so that it can efficiently execute nested subroutine linkages. Each of the four outputs (Y_i) can be OR'ed with an external input for conditional skip or branch instructions. A ZERO input line forces the outputs to all zeros. The outputs are three state, controlled by the Output Enable (OE) input.

The CY7C911 is an identical circuit to the CY7C909, except the four OR inputs are removed and the D and R inputs are tied together. The CY7C911 is available in a 20-pin, 300-mil package.





Maximum Ratings

4	A hove	which	the	nceful	life max	he	impaired	`
٠,	MUUVE	WILICII	uic	usciui	me may	UC	IIIIpaircu	,

(1100 ve winesi the asorat me may be impaned)	
Storage Temperature65°C to +150°C	C
Ambient Temperature with Power Applied55°C to + 125°C	c
Supply Voltage to Ground Potential $\dots -0.5V$ to $+7.0^{\circ}$	V
DC Voltage Applied to Outputs in High Z State0.5V to +7.0	V

Static Discharge Voltage	>2001V
(per MIL-STD-883 Method 3015.2)	
Latch-Up Current>	200 mA

Operating Range

Range	Ambient Temperature	v _{cc}
Commercial	0°C to +70°C	5V ± 10%
Military ^[1]	-55°C to +125°C	5V ± 10%

Electrical Characteristics Over Operating Range

Parameters	Description	Test Conditi	ons	Min.	Max.	Units
VOH	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -2.6$	mA (Comm.)	2.4		v
VOH	Output III oil voilage	$V_{CC} = Min., I_{OH} = -1.0$	mA (Mil.)	2.4		V
v_{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 16.0 m$		0.4	v	
v_{IH}	Input High Voltage		2.0	v _{cc}	v	
V _{IL}	Input Low Voltage		-2.0	0.8	v	
I _{IX}	Input Load Current	$GND \leq V_I \leq V_{CC}$	-10	+ 10	μΑ	
I _{OZ}	Output Leakage Current	$GND \le V_O \le V_{CC}$ Output Disabled	-20	+ 20	μΑ	
I _{OS}	Output Short ^[2] Circuit Current	V _{CC} = Max.	V _{OUT} = GND	-30	-85	m.A
I _{CC}	V _{CC} Operating	$V_{CC} = Max.$	Commercial		55	mA
	Supply Current	$I_{OUT} = 0 \text{ mA}$	Military		55	
I _{CC1}	V _{CC} Operating	$V_{CC} = Max.$	Commercial		35	mA
<u> </u>	Supply Current	$V_{IH} \geq 3.0V, V_{IL} \leq 0.4V$	Military		35	

Capacitance^[3]


Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 MHz$	5	pF
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	7	P ²

Notes:

- 1. Extended temperature operation guaranteed with 400 linear feet per minute of air flow.
- 2. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.

3. Tested on a sample basis.

AC Test Loads and Waveforms






Figure 1a

Figure 1b




Switching Characteristics Over Operating Range

		009-30 011-30		09-30 11-30		009-40 011-40		09-40 11-40	Units
	Commercial		Mil	Military		mercial	Mi	litary	
Minimum Clock Low Time		15		15		20		20	
Minimum Clock High Time	L	15		15		20	20		ns
MAXIMUM COMBINATIO	NAL PRO	PAGATIO	N DELAY	S					
From Input To:	Y	$C_N + 4$	Y	C _N +4	Y	$C_N + 4$	Y	$C_N + 4$	ns
Di	16	17	18	20	17	22	20	25	ns
S ₀ , S ₁	17	18	20	21	29	34	29	34	ns
OR _i (7C909)	14	16	16	18	17	22	20	25	ns
C _N	_	13		15	_	14	_	16	ns
ZERO	15	16	17	18	29	34	30	35	ns
OE Low to Output	15	_	17	_	25	_	25	_	ns
OE High to High Z ^[4]	15	_	17	_	25	_	25	_	ns
Clock High, S_0 , $S_1 = LH$	19	20	22	23	39	44	45	50	ns
Clock High, S_0 , $S_1 = LL$	19	20	22	23	39	44	45	50	ns
Clock High, S_0 , $S_1 = HL$	23	25	27	29	44	49	53	58	ns
MINIMUM SET-UP AND H	IOLD TIM	IES (All Ti	nes Relati	ve to Clock	LOW to	HIGH Tran	sition)		
From Input	Set-up	Hold	Set-up	Hold	Set-up	Hold	Set-up	Hold	
RE	10	0	11	0	19	4	19	5	ns
R _i [5]	10	0	11	0	10	4	12	5	ns
Push/Pop	10	0	11	0	25	4	27	5	ns
FE	10	0	11	0	25	4	27	5	ns
C _N	10	0	11	0	18	4	18	5	ns
Di	14	0	16	0	25	0	25	0	ns
OR _i (7C909)	12	0	14	0	25	0	25	0	ns
S ₀ , S ₁	14	0	16	0	25	0	29	0	ns
ZERO	11	0	12	0	25	0	29	0	ns

Notes:

5. R_i and D_i are internally connected on the CY7C911. Use R_i set-up and hold times for D_i inputs.

Switching Waveforms



0042-8

^{4.} Output Loading as in Figure 1b.



Functional Description

The tables below define the control logic of the 7C909/911. Table 1 contains the Multiplexer Control Logic which selects the address source to appear on the outputs.

Table 1. Address Source Selection

OCTAL	Si	S_0	SOURCE FOR Y OUTPUTS
0	L	Ļ	Microprogram Counter (μPC)
1	L	Ħ	Address/Holding Register (AR)
2	H	L	Push-Pop stack (STK)
3	н	H	Direct inputs (D _i)

Control of the Push/Pop Stack is contained in Table 2. FILE ENABLE (FE) enables stack operations, while Push/Pop (PUP) controls the stack.

Table 2. Synchronous Stack Control

[FE	PUP	PUSH-POP STACK CHANGE
ſ	Н	X	No change
	L	Н	Push current PC into stack increment stack pointer
1	L	L	pop stack, decrement stack pointer

Table 3 illustrates the Output Control Logic of the 7C909/911. The ZERO control forces the outputs to zero. The OR inputs are OR'ed with the output of the multiplexer.

Table 3. Output Control

ORi	ZERO	ŌĒ	Yi
X	X	Н	Z
X	L	L	L
H	H	L	н
L	Н	L	Source selected by S ₀ S ₁

Table 4 defines the effect of S_0 , S_1 , \overline{FE} and PUP control signals on the 7C909. It illustrates the Address Source on the outputs and the contents of the Internal Registers for every combination of these signals. The Internal Register contents are illustrated before and after the Clock LOW to HIGH edge.

Table 4

CYCLE	$S_1, S_0, \overline{FE}, PUP$	μ PC	REG	STK0	STK1	STK2	STK3	Yout	COMMENT	PRINCIPLE USE
N N + 1	0000	J J + 1	K K	Ra Rb	Rb Rc	Rc Rd	Rd Ra	J —	Pop Stack	End Loop
N N + 1	0001 —	J J + 1	K K	Ra J	Rb Ra	Rc Rb	Rd Rc	J —	Push μPC	Set-up Loop
N N + 1	001X —	J J + 1	K K	Ra Ra	Rb Rb	Rc Rc	Rd Rd	J —	Continue	Continue
N N + 1	0100 —	у К + 1	K K	Ra Rb	Rb Rc	Rc Rd	Rd Ra	<u>к</u> —	Use AR for Address; Pop Stack	End Loop
N N + 1	0101	Ј К + 1	K K	Ra J	Rb Ra	Rc Rb	Rd Rc	<u>к</u> —	Jump to Address in AR; Push μPC	JSR AR
N N + 1	011X —	J K + 1	K K	Ra Ra	Rb Rb	Rc Rc	Rd Rd	<u>к</u> —	Jump to Address in AR	JMP AR
N N + 1	1000	J Ra + 1	K K	Ra Rb	Rb Rc	Rc Rd	Rd Ra	Ra —	Jump to Address in STK0; Pop Stack	RTS
N N + 1	1001 —	J Ra + 1	K K	Ra J	Rb Ra	Rc Rb	Rd Rc	Ra —	Jump to Address in STK0; Push µPC	
N N + 1	101X —	J Ra + 1	K K	Ra Ra	Rb Rb	Rc Rc	Rd Rd	Ra —	Jump to Address in STK0	Stack Ref (Loop)
N N + 1	1100 —	J D + 1	K K	Ra Rb	Rb Rc	Rc Rd	Rd Ra	D —	Jump to Address on D; Pop Stack	End Loop
N N + 1	1101	J D + 1	K K	Ra J	Rb Ra	Rc Rb	Rd Rc	D —	Jump to Address on D; Push µPC	JSR D
N N + 1	111X —	J D + 1	K K	Ra Ra	Rb Rb	Rc Rc	Rd Rd	D —	Jump to Address on D	JMP D

J = Contents of Microprogram Counter

K = Contents of Address Register

 R_a , R_b , R_c , R_d = Contents in Stack



Functional Description (Continued)

Two examples of Subroutine Execution appear below. Figure 3 illustrates a single subroutine while Figure 4 illustrates two nested subroutines.

The instruction being executed at any given time is the one contained in the microword register (μ WR). The contents of the μ WR also controls the four signals S₀, S₁, FE, and PUP. The starting address of the subroutine is applied to the D inputs of the 7C909 at the appropriate time.

In the columns on the left is the sequence of microinstructions to be executed. At address J+2, the sequence control portion of the microinstruction contains the command

"Jump to sub-routine at A". At the time T_2 , this instruction is in the μ WR, and the 7C909 inputs are set-up to execute the jump and save the return address. The subroutine address A is applied to the D inputs from the μ WR and appears on the Y outputs. The first instruction of the subroutine, I(A), is accessed and is at the inputs of the μ WR. On the next clock transition, I(A) is loaded into the μ WR for execution, and the return address J+3 is pushed onto the stack. The return instruction is executed at T_5 . Figure 4 is a similar timing chart showing one subroutine linking to a second, the latter consisting of only one microinstruction.

CONTROL MEMORY

Execute	Micro	oprogram
Cycle	Address	Sequencer Instruction
T ₀ T ₁ T ₂ T ₆ T ₇	J-1 J J+1 J+2 J+3 J+4	JSR A
T ₃ T ₄ T ₅	- - - A A+1 A+2	I(A) RTS
-,	-	-

Execute (Cycle	T ₀	T ₁	T ₂	Т3	T ₄	T ₅	T ₆	T ₇	T ₈	T9
Signals	lock										
Inputs (from µWR)	S ₁ , S ₀ FE PUP D	0 H X X	0 H X X	3 L H A	0 H X X	0 H X X	L L X	0 H X X	0 H X X		
Internal Registers	μPC STK0 STK1 STK2 STK3	-	J+2 - - -	J+3 - - -	A+1 J+3 -	A+2 J+3 -	A+3 J+3 -	J+4 - - -	J+5 - -		
Output	Y	J+1	J+2	A	A+1	A + 2	J+3	J+4	J+5		
ROM Output	(Y)	I(J + 1)	JSR A	I(A)	I(A + 1)	RTS	I(J + 3)	I(J+4)	I(J + 5)		
Contents of µWR (Instruction being executed)	μWR	I(J)	I(J + 1)	JSR A	I(A)	I(A + 1)	RTS	I(J+3)	I(J + 4)		

Figure 3. Subroutine Execution.

0042-9

 $C_n = HIGH$

CONTROL MEMORY

Execute	Microprogram					
Cycle	Address	Sequencer Instruction				
	J-1	•				
T ₀	J	-				
T_1	J + 1					
T ₂	J+2	JSR A				
T ₉	J+3	-				
	-	-				
	-					
		-				
T ₃	A	-				
T ₄	A+1	-				
T ₅	A+2	JSR B				
T ₇	A+3					
T ₈	A+4	RTS				
- 6						
		-				
	-	-				
T ₆	В	RTS				
- 0		-				
	_					

Execute (ycle	T ₀	T ₁	T ₂	T ₃	T ₄	T ₅	T ₆	T ₇	T ₈	T ₉
C Signals	lock										
Inputs (from µWR)	S ₁ , S ₀ FE PUP D	0 H X X	0 H X X	3 L H A	0 H X X	о н х х	3 L H B	L L X	0 H X X	L L X	0 H X X
Internal Registers	μPC STK0 STK1 STK2 STK3	J+1 - - -	J+2 - - -	J+3 - - -	A+1 J+3 -	A+2 J+3 -	A+3 J+3 -	B+1 A+3 J+3	A+4 J+3 -	A+5 J+3 -	J+4 - - -
Output	Y	J+1	J+2	A	A+1	A + 2	В	A+3	A+4	J+3	J+4
ROM Output	(Y)	I(J + 1)	JSR A	I(A)	I(A + 1)	JSR B	RTS	I(A + 3)	RTS	I(J + 3)	I(J + 4)
Contents of µWR (Instruction being executed)	μWR	I(J)	I(J+1)	JSR A	I(A)	I(A+1)	JSR B	RTS	I(A + 3)	RTS	I(J + 3)

Figure 4. Two Nested Subroutines. Routine B is Only One Instruction.

0042-10

 $C_n = HIGH$






Figure 5. Microprogram Sequencer Block Diagram.



Functional Description (Continued)

Architecture

The CY7C909 and CY7C911 are CMOS microprogram sequencers for use in high speed processor applications. They are cascadable in 4-bit increments. Two devices can address 256 words of microprogram, three can address up to 4K words, and so on. The architecture of the CY7C909/911 is illustrated in the logic diagram in *Figure 5*. The various blocks are described below.

Multiplexer

The Multiplexer is controlled by the S_0 and S_1 inputs to select the address source. It selects either the Direct Inputs (D_i), the Address Register (AR), the Microprogram Counter (MPC), or the stack (SP) as the source of the next microinstruction address.

Direct Inputs

The Direct Inputs (D_i) allow addresses from an external source to be output on the Y outputs. On the CY7C911, the direct inputs are also the inputs to the Address Register.

Address Register

The Address Register (AR) consists of four D-type, edgetriggered flip-flops which are controlled by the Register Enable (RE) input. When Register Enable is LOW, new data is entered into the register on the LOW to HIGH clock transition.

Microprogram Counter

The Microprogram Counter (μ PC) is composed of a 4-bit incrementer followed by a 4-bit register. The incrementer has a Carry-in (C_n) input and a Carry-out (C_n+4) output to facilitate cascading. The Carry-in input controls the microprogram counter. When Carry-in is HIGH the incrementer counts sequentially. The counter register is loaded with the current Y output plus one (Y + 1 $-> \mu$ PC) on the next clock cycle. When Carry-in is LOW the incrementer does not count. The microprogram counter register is

loaded with the same Y output $(Y -> \mu PC)$ on the next clock cycle.

Stack

The Stack consists of a 4 x 4 memory array and a built-in Stack Pointer (SP) which always points to the last word written. The Stack is used to store return addresses when executing microsubroutines.

The Stack Pointer is an up/down counter controlled by File Enable (FE) and Push/Pop (PUP) inputs. The File Enable input allows stack operations only when it is LOW. The Push/Pop input controls the stack pointer position.

The PUSH operation is initiated at the beginning of a microsubroutine. Push/Pop is set HIGH while File Enable is kept LOW. The stack pointer is incremented and the memory array is written with the microinstruction address following the subroutine jump that initiated the push.

The POP operation is initiated at the end of a microsub-routine to obtain the return address. Both Push/Pop and File Enable are set LOW. The return address is already available to the multiplexer. The stack pointer is decremented on the next LOW to HIGH clock transition, effectively removing old information from the top of the stack. The stack is configured so that data will roll-over if more than four POPs are performed, thus preventing data from being lost.

The contents of the memory position pointed to by the Stack Pointer is always available to the multiplexer. Stack reference operations can thus be performed without a push or a pop. Since the stack is four words deep, up to four microsubroutines can be nested.

The ZERO input resets the four Y outputs to a binary zero state. The OR inputs (7C909 only) are connected to the Y outputs such that any output can be set to a logical one.

The Output Enable (OE) input controls the Y outputs. A HIGH on Output Enable sets the outputs into a high impedance state.

Definition of Terms

Name	Description
INPUTS	
S ₁ , S ₀	Multiplexer Control Lines, for Access Source Selection
FE	File Enable, Enables Stack Operation, Active LOW
PUP	Push/Pop, Selects Stack Operation
RE	Register Enable, Enables Address Register Active LOW
ZERO	Forces Output to Logical Zero
ŌĒ	Output Enable, Controls Three-State Outputs Active LOW
ORi	Logic OR Input to each Address Output Line (7C909 only)
C _n	Carry-In, Controls Microprogram Counter
Ri	Inputs to the Internal Address Register
Di	Direct Inputs to the Multiplexer
СР	Clock Input



Definition of Terms (Continued)

Name	Description		
OUTPUTS			
Yi	Address Outputs		
C _N + 4	Carry-Out from Incrementer		
INTERNAL SIGNALS			
μРС	Contents of the Microprogram Counter		
AR	Contents of the Address Register		
STK0- STK3	Contents of the Push/Pop Stack		
SP	Contents of the Stack Pointer		
EXTERNAL SIGNALS			
A	Address to the Counter Memory		
1(A)	Instruction in Control Memory at Address A		
μWR	Contents of the Microword Register at the Output of the Control Memory		
T _N	Time Period (Cycle) n		



Features

- Fast
 - CY7C910-50 has a 50 ns (min.) clock cycle; commercial
 - CY7C910-51 has a 51 ns (min.) clock cycle; military
- Low power
 I_{CC} (max.) = 100 mA
- V_{CC} Margin 5V ±10% All parameters guaranteed over commercial and military operating temperature range
- Sixteen powerful microinstructions
 The CY7C910 implements 16 instructions that control the execution of the program
- Three output enable controls for three-way branch
- Twelve-bit address word
 The 12-bit wide address path
 allows 4096 memory locations to
 be addressed
- Four sources for addresses
 The microprogram address can
 be selected from the
 microprogram counter (MPC),
 the branch address bus, the
 9-word stack, or the internal
 holding register

- Internal loop counter
 The on-chip, 12-bit, downcounter can be used to count
 loop iterations for loops of one
 to 4096 instructions
- Internal 9-word by 12-bit stack The internal stack can be used for subroutine return address or data storage
- ESD protection Capable of withstanding over 2000 volts static discharge voltage
- Pin compatible and functional equivalent to AMD AM2910A

Functional Description

The CY7C910 is a standalone microprogram controller that selects, stores, retrieves, manipulates and tests addresses that control the sequence of execution of instructions stored in an external memory. All addresses are 12-bit binary values that designate an absolute memory location.

The CY7C910, as illustrated in the block diagram, consists of a 9-word by 12-bit LIFO (Last-In-First-Out) stack and SP (Stack Pointer), a 12-bit RC (Register/Counter), a 12-bit MPC (Mi-


CMOS Microprogram Controller

croprogram Counter) and incrementer, a 12-bit wide by 4-input multiplexer and the required data manipulation and control logic.

The operation performed is determined by four input instruction lines (I0 to 13) that in turn select the (internal) source of the next micro-instruction to be fetched. This address is output on the Y0-Y11 pins. Two additional inputs (CC and CCEN) are provided that are examined during certain instructions and enable the user to make the execution of the instruction either unconditional or dependent upon an external test.

The CY7C910 is a pin compatible, functional equivalent, improved performance replacement for the AM2910A.

The CY7C910 is fabricated using an advanced 1.2 micron CMOS process that eliminates latchup, results in ESD protection of over 2000 volts and achieves superior performance and low power dissipation.





Block Diagram




Figure 1

Pin Definitions

Signal Name	I/O	Description
D0-D11	I	Direct inputs to the RC (Register/Counter) and multiplexer. D0 is LSB and D11 is MSB.
RLD	I	Register load. Control input to RC that, when LOW, loads data on the D0-D11 pins into RC on the LOW to HIGH clock (CP) transition.
I0-I3	I	Instruction inputs that select one of sixteen instructions to be performed by the CY7C910.
CC	I	Control input that, when LOW, signifies that a test has passed.
CCEN	I	Enable for CC input. When HIGH CC is ignored and a pass is forced. When LOW the state of \overline{CC} is examined.
СР	I	Clock input. All internal states are changed on the LOW to HIGH clock transitions.

Signal Name	I/O	Description
CI	I	Carry input to the LSB of the incrementer for the MPC.
ŌĒ	I	Control for Y0-Y11 outputs. LOW to enable; High to disable.
Y0-Y11	0	Address output to microprogram memory. Y0 is LSB and Y11 is MSB.
FULL	0	When LOW indicates that nine words are in the stack. i.e., the stack is full.
PL	0	When LOW selects the pipeline register as the direct input (D0-D11) source.
MAP	0	When LOW selects the Mapping PROM (or PLA) as the direct input source.
VECT	0	When LOW selects the Interrupt Vector as the direct input source.

0041-3



Architecture of the CY7C910

Introduction

The CY7C910 is a high performance CMOS microprogram controller that produces a sequence of 12-bit addresses that control the execution of a microprogram. The addresses are selected from one of four sources, depending upon the (internal) instruction being executed (I0–I3), and other external inputs. The sources are (1) the (external) D0–D11 inputs, (2) the RC, (3) the stack and (4) the MPC. Twelve bit lines from each of these four sources are the inputs to a multiplexer, as shown in Figure 1, whose outputs are applied to the inputs of the Y0–Y11 three-state output drivers.

External Inputs: D0-D11

The external inputs are used as the source for destination addresses for the jump or branch type of instructions. These are shown as Ds in the two columns in the Table of Instructions. A second use of these inputs is to load the RC.

Register Counter: RC

The RC is implemented as 12 D-type, edge-triggered flipflops that are synchronously clocked on the LOW to HIGH transition of the clock, CP. The data on the D inputs is synchronously loaded into the RC when the load control input, RLD, is LOW. The output of the RC is available to the multiplexer as its R input and is output on the Y outputs during certain instructions, as shown by R in the Table of Instructions.

The RC is operated as a 12-bit down counter and its contents decremented and tested if zero during instructions 8, 9 and 15. This enables micro-instructions to be repeated many (up to 4096) times. The RC is arranged such that if it is loaded with a number, N, the sequence will be executed exactly N+1 times.

The Stack and Stack Pointer: SP

The 9-word by 12-bit stack is used to provide return addresses from micro-subroutines or from loops. Intergal to it is a SP, which points to (addresses) the last word written.

This permits reference to the data on the top of the stack without having to perform a POP operation.

The SP operates as an up/down counter that is incremented when a PUSH operation (instructions 1, 4 or 5) is performed or decremented when a POP operation (instructions 8, 10, 11, 13 or 15) is performed. The PUSH operation writes the return address on the stack and the POP operation effectively removes it. The actual operation occurs on the LOW to HIGH clock transition following the instruction.


The stack is initialized by executing instruction zero (JUMP TO LOCATION 0 or RESET). Every time a "jump to subroutine" instruction (1, 5) or a loop instruction (4) is executed, the return address is PUSHed onto the stack; and every time a "return from subroutine (or loop)" instruction is executed, the return address is POPed off the stack.

When one subroutine calls another or a loop occurs within a loop (or a combination), which is called nesting, the depth of the stack increases. The physical stack depth is 9-words. When this depth occurs, the FULL signal goes LOW on the next LOW to HIGH clock transition. Any further PUSH operations on a full stack will cause the data at that location to be over-written, but will not increment the SP. Similarily, performing a POP operation on a empty stack will not decrement the SP and may result in non-meaningful data being available at the Y outputs.

The Microprocessor Counter: MPC

The MPC consists of a 12-bit incrementer followed by a 12-bit register. The register usually holds the address of the instrution being fetched. When sequential instructions are fetched, the carry input (CI) to the incrementer is HIGH and one is added to the Y outputs of the multiplexer, which is loaded into the MPC on the next LOW to HIGH clock transition. When the CI input is LOW, the Y outputs of the multiplexer are loaded directly into the MPC, so that the same instruction is fetched and executed.

Output Load used for AC Performance Characteristics



Notes:

1. $C_L = 50$ pF includes scope probe, writing and stray capacitance. 2. $C_L = 5$ pF for output disable tests.

Selection Guide

CLOCK CYCLE (Min.) in ns	STACK DEPTH	OPERATING RANGE	PART NUMBER
50	9 words	Commercial	CY7C910-50
51	9 words	Military	CY7C910-51
93	5 words	Commercial	CY7C910-93
100	5 words	Military	CY7C910-100



Maximum Ratings
(Above which the useful life may be impaired)

(100 to which the assist me may so impunes)
Storage Temperature $\dots -65^{\circ}C$ to $+150^{\circ}C$
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage to Ground Potential (Pin 10 to Pin 30)
DC Voltage Applied to Outputs in High Z State $-0.5V$ to $+7.0V$
DC Input Voltage3.0V to +7.0V

Output Current into Outputs (Low)30 mA

Static Discharge Voltage(Per MIL-STD-883 Method 3015.2)	.>2001V
Latchup Current (Outputs)	>200 mA

Operating Range

Range	Ambient Temperature	v _{cc}
Commercial	0°C to +70°C	5V ± 10%
Military	-55°C to +125°C	5V ± 10%

Electrical Characteristics Over Commercial and Military Operating Range $V_{CC} Min. = 4.5V, V_{CC} Max. = 5.5V$


Parameter	Description	Test Condition	Min.	Max.	Units
V _{OH}	Output HIGH Voltage	$V_{CC} = Min.$ $I_{OH} = -3.4 \text{ mA}$	2.4		v
V _{OL}	Output LOW Voltage	$V_{CC} = Min.$ $I_{OL} = 12 \text{ mA}$		0.4	v
v_{IH}	Input HIGH Voltage		2.0	V _{CC}	v
v_{IL}	Input LOW Voltage		-3.0	0.8	v
I _{IH}	Input HIGH Current	$V_{CC} = Max.$ $V_{IN} = V_{CC}$		10	μА
I _{IL}	Input LOW Current	$V_{CC} = Max.$ $V_{IN} = V_{SS}$		-10	μА
I _{OH}	Output HIGH Current	$V_{CC} = Min.$ $V_{IH} = 2.4V$	-3.4		mA
I _{OL}	Output LOW Current	$V_{CC} = Min.$ $V_{OL} = 0.4V$	12		mA
I _{OZ}	Output Leakage Current	$V_{CC} = Max.$ $V_{OUT} = V_{SS} - V_{CC}$	-40	+40	μ Α μ Α
I _{SC}	Output Short Circuit Current	$V_{CC} = Max.$ $V_{OUT} = 0V$		-85	mA
I _{CC}	Supply Current	$V_{CC} = Max.$		100	mA

Capacitance^[2]

	Parameters	Description	Test Conditions	Max.	Units
Γ	C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 MHz$	5	pF
	C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	7	pF

Notes:

Switching Waveforms



0041-5

^{1.} Not more than one output should be tested at a time. Duration of the short circuit should not exceed one second.

^{2.} Tested on a sample basis.



Guaranteed AC Performance Characteristics

The tables below specify the guaranteed AC performance of the CY7C910 over the commercial (0°C to +70°C) and the military (-55°C to +125°C) temperature ranges with V_{CC} varying from 4.5V to 5.5V. All times are in nanoseconds and are measured between the 1.5V signal levels.

The inputs switch between 0V and 3V with signal transition rates of 1 Volt per nanosecond. All outputs have maximum DC current loads.

Clock Requirements (Note 1)

	Commercial		Military		
CY7C910-	50	93	51	100	
Minimum Clock LOW	20	50	25	58	
Minimum Clock HIGH	20	35	25	42	
Minimum Clock Period I = 14	50	93	51	100	
Minimum Clock Period	50	113	50	114	
I = 8, 9, 15 (Note 2)	30	123	30	125	

Combinational Propagation Delays. $C_L = 50 pF$

To Output	Output Commercial							Military				
From Input	,	Y	PL, VEC	T, MAP	FU	LL		Y	PL, VEC	T, MAP	FU	JLL
CY7C910-	50	93	50	93	50	93	51	100	51	100	51	100
D0-D11 I0-I3 CC CCEN	20 35 30 30	20 50 30 30	30 —	51 —			25 40 36 36	25 54 35 37		58 —		
CP I = 8, 9, 15 (Note 2)	40	75 85	_	_	31	60	_	77 98			35	67 67
CP All Other I	40	55	_	_	31	60	46	61		_	35	67
OE (Note 3)	25 37	35 30	_		_	_	25 30	40 30	_	_	_	_

Minimum Set-up and Hold Times Relative to clock LOW to HIGH Transition. C_L = 50 pF


		Comm	nercial	Military					
Input	Set	t-up	Hold		Set	Set-up		Hold	
CY7C910-	50	93	50	93	50	93	50	93	
$DI \rightarrow RC$	16	24	0	6	16	28	0	6	
$DI \rightarrow MPC$	30	58	0	4	30	62	0	4	
10-13	35	75	0	0	38	81	0	0	
CC	24	63	0	0	35	65	0	0	
CCEN	24	63	0	0	35	63	0	0	
CI	18	46	0	5	18	58	0	5	
RLD	19	36	0	6	20	42	0	6	

Notes:

- A dash indicates that a propagation delay path or set-up time does not exist.
- These instructions are dependent upon the register/counter. Use the shorter delay times if the previous instruction either does not change the register/counter or could only decrement it. Use the longer delay if the instruction prior to the clock was 4 or 12 or if RLD was LOW.
- 3. The enable/disable times are measured to a 0.5 Volt change on the output voltage level with $C_L=5\,\mathrm{pF}.$



One Level Pipeline Based Architecture








Table of Instructions

			REG/			RESUI	т		
I3-I0	MNEMONIC	NAME	CNTR CON-		\mathbf{AIL} $\mathbf{And} \ \mathbf{\overline{CC}} = \mathbf{H}$		ASS H or $\overline{CC}=L$	REG/	ENABLE
		_	TENTS	Y	STACK	Y	STACK	CNTR	
0	JZ	Jump Zero	X	0	Clear	0	Clear	Hold	PL
1	CJS	Cond JSB PL	X	PC	Hold	D	Push	Hold	PL
2	JMAP	Jump Map	X	D	Hold	D	Hold	Hold	Мар
3	CJP	Cond Jump PL	X	PC	Hold	D	Hold	Hold	PL
4	PUSH	Push/Cond LD CNTR	X	PC	Push	PC	Push	(Note 1)	PL
5	JSRP	Cond JSB R/PL	X	R	Push	D	Push	Hold	PL
6	CJV	Cond Jump Vector	X	PC	Hold	D	Hold	Hold	Vect
7	JRP	Cond Jump R/PL	X	R	Hold	D	Hold	Hold	PL
8	RFCT	Repeat Loop,	≠0	F	Hold	F	Hold	Dec	PL
L°_	KI-CI	CNTR ≠ 0	=0	PC	POP	PC	Pop	Hold	PL
9	RPCT	Repeat PL,	≠0	D	Hold	D	Hold	Dec	PL
L	Rici	CNTR ≠ 0	=0	PC	Hold	PC	Hold	Hold	PL
10	CRTN	Cond RTN	X	PC	Hold	F	Pop	Hold	PL
11	CJPP	Cond Jump PL & Pop	X	PC	Hold	D	Pop	Hold	PL
12	LDCT	LD Cntr & Continue	X	PC	Hold	PC	Hold	Load	PL
13	LOOP	Test End Loop	X	F	Hold	PC	Pop	Hold	PL
14	CONT	Continue	X	PC	Hold	PC	Hold	Hold	PL
15	TWB	Three-Way Branch	≠0	F	Hold	PC	Pop	Dec	PL
L.,	1 44 B	Imo-way Dianch	=0	D	Pop	PC	Pop	Hold	PL

Notes:

1. If $\overline{CCEN} = L$ and $\overline{CC} = H$, hold; else load.

H = HIGH

L = LOW

X = Don't Care

Ordering Information

	-B			
Clock Cycle (ns)	Ordering Code	Package Type	Operating Range	
50	CY7C910-50PC	P17	Commercial	
93	CY7C910-93PC	P17	Commercial	
50	CY7C910-50DC	D18	Commercial	
93	CY7C910-93DC	D18	Commercial	
50	CY7C910-50LC	L67	Commercial	
93	CY7C910-93LC	L67	Commercial	
51	CY7C910-51DMB	D18	Military	
100	CY7C910-100DMB	D18	Military	
51	CY7C910-51LMB	L67	Military	
100	CY7C910-100LMB	L67	Military	



Low Power CMOS Four-Bit Slice

Features

- Fast
 CY8C901-31 has a 31 ns (min.) clock cycle
- Automatic standby mode
- Low power
 - $-I_{CC}$ (max.) = 26.5 mA
- $-I_{\text{CCSB}} \text{ (max.)} = 10 \text{ mA}$
- V_{CC} margin
 5V ± 10%
 - All parameters guaranteed over commercial 0°C to 70°C operating temperature range
- Eight function ALU
 Performs eight operations on
 two 4-bit operands
- Expandable
 Infinitely expandable in 4-bit
 increments
- Four status flags
 Carry, overflow, negative, zero

- ESD protection
 Capable of withstanding greater than 2000V static discharge voltage.
- Pin compatible and functional equivalent to AMD AM2901B, C

Functional Description

The CY8C901 is a high-speed, expandable, 4-bit wide ALU that can be used to implement the arithmetic section of a CPU, peripheral controller, or programmable controller. The instruction set of the CY8C901 is basic but yet so versatile that it can emulate the ALU of almost any digital computer.


The CY8C901 is illustrated in the block diagram, consists of a 16-word by 4-bit dual-port RAM register file, a 4-bit ALU and the required data manipulation and control logic.

The operation performed is determined by nine input control lines (I_0 to I_8) that are usually inputs from a microinstruction register.

The CY8C901 is expandable in 4-bit increments, has three-state data outputs as well as flag outputs, and can use either a full-look ahead carry or a ripple carry.

The CY8C901 is a pin compatible, functional equivalent, improved performance replacement for the AM2901.

The CY8C901 is fabricated using an advanced 1.2 micron CMOS process that eliminates latchup, results in ESD protection over 2000V and achieves superior performance at a low power dissipation.





Selection Guide

Clock Cycle (Min.) in ns	Operating I _{CC} (Max.) in mA	Operating Range	Part Number
31	26.5	Commercial	CY8C901-31
69	26.5	Commercial	CY8C901-69

Electrical Characteristics Over Commercial and Military Operating Range V_{CC} Min. = 4.5V, V_{CC} Max. = 5.5V

Parameters	ers Description Test Conditions		Min.	Max.	Units	
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -3.2 \text{ mA}$	2.4		v	
	Output III Voltage	$I_{OH} = -100 \mu A$	V _{CC} -1.2			
v_{ol}	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 20 mA$		0.4	v	
V _{IH}	Input HIGH Voltage		V _{CC} -1.6	v_{cc}	v	
v_{IL}	Input LOW Voltage		-3.0	0.8	v	
I _{IH}	Input HIGH Current	$V_{CC} = Max.$ $V_{IN} = V_{CC}$		10	μΑ	
I _{IL}	Input LOW Current	$V_{CC} = Max.$ $V_{IN} = V_{SS}$		-10	μΑ	
IOH Output HIGH Current	Output HIGH Current	$V_{CC} = Min., V_{OH} = 2.4V$	-3.2		mA	
-On		$V_{OH} = V_{CC} - 1.2V$	-100		μΑ	
I_{OL}	Output LOW Current	$V_{CC} = Min.$ $V_{OL} = 0.4V$	20		mA	
I _{OZ}	Output Leakage Current	$V_{CC} = Max.$ $V_{OUT} = V_{SS} - V_{CC}$	-40	+ 40	μA μA	
I _{SC}	Output Short Circuit Current[1]	$V_{CC} = Max.$ $V_{OUT} = 0V$		-85	mA	
I _{CC}	Supply Current	$V_{CC} = Max., V_{IH} \ge V_{CC} - 1.2V$ 10 MHz $V_{IL} \ge 0.4V$		26.5	mA	
I _{CCSB}	Standby Current	$V_{CC} = Max. D.C., V_{IH} = V_{CC}$ $V_{IL} \le 0.4V$		10	mA	

Capacitance^[2]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 MHz$	5	pF
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	7	P1

Notes:

^{1.} Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second.

^{2.} Tested on a sample basis.

STATIC RAMS2	
PROMS 3	}
PALS	
LOGIC5	
APPENDICES ====================================	

PRODUCT INFORMATION




Section Contents

	
APPENDICES	Page Number
Appendix A: Packages	6-1
Package Diagrams Thermal Data	6-1
Appendix B: Quality, Reliability, and Process Flows	6-8
Appendix C: Application Briefs	
RAM Input and Output Characteristics. Understanding FIFOs 74F189 Application Brief.	6-16 6-23




Appendix A: Package Diagrams


16 Lead (300 MIL) Molded DIP P1




16 Lead (300 MIL) Cerdip D2



18 Lead (300 MIL) Molded DIP P3




18 Lead (300 MIL) Cerdip D4







20 Lead Molded DIP P5




20 Lead Cerdip D6



22 Lead (400 MIL) Molded DIP P7




22 Lead (400 MIL) Cerdip D8







22 Lead (300 MIL) Molded DIP P9




22 Lead (300 MIL) Cerdip D10



24 Lead (600 MIL) Molded DIP P11




24 Lead (600 MIL) Cerdip D12







24 Lead (300 MIL) Molded DIP P13




24 Lead (300 MIL) Cerdip D14



40 Lead Molded DIP P17




40 Lead Cerdip D18







18 Pin Rectangular Leadless Chip Carrier L50




24 Pin Rectangular Leadless Chip Carrier L53



20 Pin Rectangular Leadless Chip Carrier L51




20 Pin Square Leadless Chip Carrier L61






32 Pin Rectangular Leadless Chip Carrier L55

28 Pin Square Leadless Chip Carrier L64



44 Pin Square Leadless Chip Carrier L67



Thermal Management and its **Importance**

One of the key variables that determines the long term reliability of integrated circuits is the temperature of the device during its operation. In the operation of many semiconductor devices the effective dissipation of internally generated thermal energy is critical to both device performance and the component's reliability. A device's useful lifetime is an exponential function of junction temperature, decreasing by approximately a factor of two for every 10 degree C increase in temperature. Most of the failure mechanisms responsible for device failure are thermally activated, viz: electromigration, breakdown of packaging materials, Gold-Aluminum bond wire integrity...etc. Therefore, it is from this point of view that high reliability components need a careful control of the mean operating temperatures.

Thermal Resistance: Definitions and **Terminologies**

For a packaged semiconductor device, heat generated near the junction of the powered chip causes the junction temperature to rise above the ambient temperature. The total thermal resistance is defined as,

$$\theta_{Ja} = \frac{T_J - T_a}{P}$$

and θ_{Ja} physically represents the temperature differential between the die junction and the surrounding ambient at a power dissipation of 1 watt.

The junction temperature is given by the equation:

$$T_J = T_a + P[\theta_{Ja}] = T_a + P[\theta_{Jc} + \theta_{ca}]$$

where:

$$\theta_{Jc} = \frac{T_J - T_c}{P} \text{ and } \theta_{ca} = \frac{T_c - T_a}{P}$$

T_a = Ambient temperature at which the device is operated; Most common standard temperature of operation = 70 deg. C

 $T_J = Junction temperature of the IC chip$

T_c = Temperature of the case (package)
P = Power at which the device operates

 θ_{Jc} = Junction to case thermal resistance $\theta_{\rm Ja} = {
m Junction}$ to ambient thermal resistance

 θ_{ca} = Case to ambient thermal resistance

Cypress Plastic Packages Incorporate:

- High thermal conductivity copper lead frame.
- Molding compound with high thermal conductivity Silica fillers.
- Silver filled conductive epoxy as die attach material.
- Gold bond wires.

Cypress Cerdip Packages Incorporate:

- High conductivity Alumina substrates.
- Silver filled glass as die attach material.
- Alloy 42 lead frame.

Test Chip for Thermal Resistance Measurement

Thermal resistance measurements were carried out using a specially designed test chip.

A dedicated silicon test chip was designed. The chip contains a series of diffused resistors with a total resistance of 25 ohms. These resistors are utilized to generate heat by forcing a current through them.

The chip also has three diodes located at different positions and isolated from the main resistor circuit. The temperature measurements are made by measuring the forward voltage drop across the diode at a fixed current (50 μA). The diodes are calibrated prior to thermal measurements. The θ_{Ja} measurements are done in a natural convection environment (in a 1 cubic foot closed box) and $\theta_{\rm Jc}$ measurements are done in a freon bath kept at a constant 30°C.

Thermal resistance values, θ_{Ja} and θ_{Jc} , for Cypress Cerdip and Plastic packages are presented in the following table.

Thermal Resistance Measurement

Pin Count	Pkg Width (Mils)	Theta JA Plastic Deg C/Watt	Theta JC Plastic Deg C/Watt	Theta JA Cerdip Deg C/Watt	Theta JC Cerdip Deg C/Watt
16	300	92	57	85	40
18	300	85	55	83	38
20	300	80	53	80	39
22	400	70	43	75	32
24	300	73	43	73	37
24	600	58	43	60	32
28	600	56	43	60	32

Note: The heat flow from the package can be greatly improved and thus $\theta_{\rm Ja}$ can be drastically reduced by using artificial air and/or heat spreaders.



Appendix B: Quality, Reliability and Process Flows

Corporate Views on Quality and Reliability

Cypress believes in product excellence. Excellence can only be defined by how the users perceive both our product quality and reliability. If you, the user, are not satisfied with every device that is shipped, then product excellence has not been achieved.

Product excellence does not occur by following the industry norms. It begins by being better than one's competitors; better designs, processes, controls and materials. Therefore, product quality and reliability is built into every Cypress product from the start.

Some of the techniques used to insure product excellence are the following:

- Product Reliability starts at the initial design inception.
 It is built into every product design from the very start.
- Product Quality is built into every step of the manufacturing process through stringent inspections of incoming materials and conformance checks after critical process steps.
- Stringent inspections and reliability conformance checks are done on finished product to insure the finished product quality requirements are met.
- Field data test results are encouraged and tracked so that accelerated testing can be correlated to actual use experiences.

Product Assurance Guideline Documents

Cypress Semiconductor uses Mil-Std-883 and Mil-M-38510 as guideline documents by which to model our Test Methods, Procedures and General Specifications for semiconductors.

Commercial and Industrial users receive the benefit of a military patterned processing of all product at no additional charge.

Product Testing Categories

Two different testing categories are offered by Cypress.

- 1) Commercial operating range: 0°C to +70°C
- 2) Military operating range: -55°C to +125°C

Military operating range product are available on all devices manufactured by Cypress.

Standard Product Assurance Categories

Commercial devices produced to the above testing categories have two different classes of product assurance. Every device shipped, as a minimum meets the processing and screening requirements of level 1.

- Level 1: For commercial or industrial systems where the demand for quality and reliability is high, but where field service and device replacement can be easily accomplished.
- Level 2: For flight applications and commercial or industrial systems where maintenance is difficult and/or expensive and reliability is paramount.

Devices are upgraded from Level 1 to Level 2 by additional testing and burn-in screening to Method 1015.

Table 1 lists the 100% screening and quality conformance testing performed by Cypress Semiconductor in order to meet the requirements of these programs.





Table 1. Cypress Product Screening Flows

		Product Temperature Ranges				
Screen	MIL-STD-883 Method		Military -55°C to +125°C			
		Lev	rel 1	Lev	rel 2	Level 2
		Plastic	Hermetic	Plastic	Hermetic	Hermetic
Visual/Mechanical						
●Internal Visual	2010	0.4% AQL	100%	0.4% AQL	100%	100%
•High Temperature Storage	1008, Cond C	_ `	100%		100%	100%
•Temperature Cycle	1010, Cond C			<u> </u>		100%
Constant Acceleration	2001, Cond E,Y1 Orientation	n/a	_	n/a	_	100%
Hermeticity Check: Fine/Gross Leak	1014, Cond A & B; Fine Leak Cond C; Gross Leak	n/a	LTPD 5; 77(1,2)	n/a	LTPD 5; 77(1,2)	100%
Burnin Pre-Burn-in Electrical Burn-in	Per Device Specification & Cypress Method 10009 Method 1015 Equivalent & Cypress Methods 10012, 10015		_	100% 100%	100% 100%	100% 100%
Final Electrical			Cypress Da	tasheet Electi	rical Specifica	tions
•Functional, Switching, Dynamic (AC) and	1) At 25°C and Power Supply Extremes	_	_	100%[1]	100%[1]	100%
Static (DC) Tests	2) At Temperature and Power Supply Extremes	100%[3]	100%[3]	100%[3]	100%[3]	100%
Jan/Military Conformance Tests Group A Group B Group C Group D	See Tables 2–5 For Details	_	_	_	_	Sample Sample Sample Sample
Cypress Quality Lot Acceptance •External Visual	2009	0.65% AOI	0.65% AQL	0.65% AOI	0.65% AOL	0.65% AQL
•Final Electrical Conformance	Cypress Method 40021	0.1% AQL	`	`	1	(2)
•Fine & Gross Leak Conformance	1014, Cond A & B; Fine Leak Cond C; Gross Leak	n/a	LTPD = 5 ; $77(1,2)$	n/a	LTPD = 5; 77(1,2)	LPTD = 5, $77(1,2)$

Notes:

¹⁾ Electrical Test at 25°C is performed to facilitate PDA calculation.

²⁾ Final electrical conformance tests are covered by Group A tests.3) Hot Temperature Testing performed only.



Table 2. Group A Test Descriptions

Cypress uses a LTPD sampling plan that was developed by the Military to assure product quality. Testing is performed to the subgroups found to be appropriate for the particular device type. All Military products have a Group A sample test performed as outlined by the particular screen flow.

Subgroup	Description	LTPD	Sample Size/ Accept No.
1	Static Tests at 25°C	2	195/1
2	Static Tests at Maximum Rated Operating Temperature	3	129/1
3	Static Tests at Minimum Rated Operating Temperature	5	77/1
4	Dynamic Tests at 25°C	2	195/1
5	Dynamic Tests at Maximum Rated Operating Temperature	3	129/1
6	Dynamic Tests at Minimum Rated Operating Temperature	5	77/1
7	Functional Tests at 25°C	2	195/1
8	Functional Tests at Minimum and Maximum Temperatures	5	77/1
9	Switching Tests at 25°C	2	195/1
10	Switching Tests at Maximum Temperature	3	129/1
11	Switching Tests at Minimum Temperature	5	77/1

Table 3. Group B Quality Tests

Subgroup	Description	Quantity/(Accept #) or LTPD
1	Physical Dimensions, Method 2016	2/0
2	Resistance to Solvents, Method 2015	4/0
3	Solderability, Method 2003	15
4	Internal Visual/Mechanical, Method 2014	1/0
5	Bond Strength, Method 2011	15
6	Internal Water Vapor ^[1] , Method 1018	3/0 or 5/1
7	Seal: Fine & Gross Leak ^[2] , Method 1014	5
8	ESD Characteristics, Method 3015.2	15/0

Notes:

- 1) Internal Water Vapor is not performed since no desiccant is contained in the package
- Fine and Gross Leak is not performed because a 100% screen is employed

Group B testing is performed on each inspection lot, which is defined as all product built in a 6 week seal period, for each package type and lead finish.

Table 4. Group C Quality Tests

Subgroup	Description	LTPD
1	Steady State Life Test, End Point Electricals, Method 1005	5
2	Temp Cycle, Constant Acceleration Seal: Fine & Gross Leaks, Visual Examination, End Point Electricals Methods 1010, 2001, 1014	15

Group C tests are performed on one device type or one inspection lot representing each technology. Sample tests are performed from each three months production of devices, which is based on the lot inspection identification codes.

Table 5. Group D Quality Tests (Package Related)

Subgroup	Description	Quantity/Accept # or LTPD
1	Physical Dimensions, Method 2016	15
2	Lead Integrity, Seal: Fine & Gross Leak, Methods 2004 & 1014	15
3	Thermal Shock, Temp Cycling, Moisture Resistance, Seal: Fine & Gross Leak, Visual Examination, End- Point Electricals, Methods 1011, 1010, 1004 & 1014	15
4	Mechancial Shock, Vibration - Variable Frequency, Constant Acceleration, Seal: Fine & Gross Leak, Visual Examination, End-Point Electricals, Methods 2002, 2007, 2001 & 1014	15
5	Salt Atmosphere, Seal: Fine & Gross Leak, Visual Examination, Methods 1009 & 1014	15
6	Internal Water-Vapor Content; 500 ppm maximum @ 100°C. Method 1018	3/0 or 5/1
7	Adhesion of Lead Finish, Method 2025	15
8	Lid Torque, Method 2024	5/0

Group D tests are performed on each package type from each six months production, based on lot identification codes.



Standard Product Screening Summary

Commercial Product

- Screened to Cypress Level 1 and Level 2 product flows
- Hermetic and Molded packages available
- Incoming Mechanical and Electrical performance guaranteed:
 - 0.1% AQL Electrical Sample performed on every lot prior to shipment
 - 0.65% AQL External Visual Sample also performed
- Electrically Tested to Cypress datasheet

Ordering Information

Level 1 Product

- Order Standard Cypress part number
- Parts Marked the same as ordered part number
 Ex: CY7C122-15PC

Level 2 Product

Burnin performed on all devices to Cypress detailed circuit specification

- Add "B" Suffix to Cypress standard part number when ordering to designate Burnin option
- Parts marked the same as ordered part number

Ex: CY7C122-15PCB

Military Product

- Product processed per Cypress Level 2 Military product test flows
- Electrically tested to Cypress datasheet specifications
- All devices supplied in Hermetic packages
- Quality conformance assured: Groups A, B, C and D performed as part of the standard process flow
- Burnin performed on all to devices Cypress detailed circuit specification
- AC, DC, Functionally and Dynamically tested at 25°C as well as temperature and power supply extremes on 100% of the product in every lot

Ordering Information

- Order per Cypress standard part number with "B" suffix added to designate Burnin option
- Marked the same as ordered part number

Ex: CY7C122-25DMB


Commercial Product Quality Assurance Flow PROCESS DETAILS AREA PROCESS INCOMING MATERIALS INSPECTION WAFERS, MASKS, WIRE (FOR BONDING). LEAD FRAMES, MOLDING COMPOUND, GASES, CHEMICALS, CERAMIC PACKAGES, ETC. DIFFUSION DEPTH, SHEET RESISTANCE, DIFFUSION / ION IMPLANTATION IMPLANT DOSE, SPECIES OXIDATION APPEARANCE, THICKNESS, PINHOLE COUNT PHOTOLITHOGRAPHY / ETCHING DIMENSIONS / APPEARANCE OF PHOTORESIST, FINAL DIMENSIONS AFTER ETCH METALIZATION FILM THICKNESS, STEP COVERAGE MONITOR. CHECK FOR SCRATCHES AND CONTAMINATION PASSIVATION FILM THICKNESS, MONITOR PINHOLE COUNT, CHECK FOR SCRATCHES AND CONTAMINATION OC VISUAL OF INCOMING WAFERS FAB E-TEST ELECTRICAL TEST OF TEST DIE FOR PROCESS ELECTRICAL CHARACTERISTICS QC MONITOR OF E-TEST DATA VERIFY COMPLIANCE TO E-TEST PROCEDURES AND LOT ACCEPTANCE TEST WAFER PROBE / SORT VERIFY FUNCTIONALITY, ELECTRICAL CHARACTERISTICS, STRESS TEST DEVICES TEST QC CHECK PROBING AND PASS / FAIL LOT BASED ON YIELD. **ELECTRICAL TEST RESULTS** CORRÉCT PROBE PLACEMENT

0032-1

TO ASSEMBLY




Commercial Product Quality Assurance Flow (Continued)



Continued




Commercial Product Quality Assurance Flow (Continued)



Continued



Commercial Product Quality Assurance Flow (Continued)





Reliability Testing

In order to determine the reliability of product being shipped to the end customer, Cypress's Quality and Reliability department samples products from normal production material. These samples are pulled on a random basis from a different device type and generic process. An example of this would be the 7C122 (256×4 SRAM) as the 7C245 ($2K \times 8$ Registered PROM) would be used as a specific device type for the generic PROM/PAL process.

Sampling Plan for Reliability Testing

Tested Performed	LTPD	Sample Size/ Accept #	Periodicity*
HTOL, Method 1005, Cond D	5	105/2	monthly
Biased 85/85, Low Power Condition	7	55/1	monthly
Pressure Pot, 121°C, 15 Psig	7	55/1	bi-weekly
External Visual Examination; Method 2009	15	15/0	quarterly
Physical Dimensions; Method 2016	15	15/0	quarterly
Lead Fatigue; Method 2004, Cond B2	10	22/0	quarterly
Temperature Cycling; Method 1010	5	55/1	bi-weekly
Temperature Shock	5	55/1	quarterly
ESD Sensitivity; Method 3015	15	15/0	quarterly
Latchup Immunity		5/0	quarterly

^{*} Maximum period between samples is listed. More frequent sampling may occur.



Appendix C: Application Briefs RAM Input Output Characteristics

Introduction to Cypress RAMs

Cypress Semiconductor Corporation uses a speed optimized CMOS technology to manufacture high speed static RAMs which meet and exceed the performance of competitive bipolar devices while consuming significantly less power and providing superior reliability characteristics. While providing identical functionality, these devices exhibit slightly differing input and output characteristics which provide the designer opportunities to improve overall system performance. The balance of this application note describes the devices, their functionality and specifically their I/O characteristics.

PRODUCT DESCRIPTION

The five parts in Figure 1 constitute three basic devices of 64, 1024 and 4096 bits respectively. The 7C189 and 7C190 feature inverting and non-inverting outputs respectively in a 16 x 4 bit organization. Four address lines address the 16 words, which are written to and read from over separate input and output lines. Both of these 64 bit devices have separate active LOW select and write enable signals. The 256 x 4 7C122 is packaged in a 22 pin DIP, and features separate input and output lines, both active LOW and active HIGH select lines, eight address lines, an active LOW output enable, and an active LOW write enable. Both the




Figure 1. RAM Block Diagrams






Figure 1. RAM Block Diagrams (Continued)

7C148 and 7C149 are organized 1024 x 4 bits and feature common pins for the input and output of data. Both parts have 10 address lines, a single active LOW chip select and an active LOW write enable. The 7C148 features automatic power down whenever the device is not selected, while the 7C149 has a high speed 15 ns chip select for applications which do not require power control. This family of high speed static RAMs is available with access times of 15 to 45 ns with power in the 300 to 500 mW range. They are designed from a common core approach, and share the same memory cell, input structures and many other characteristics. The outputs are similar, with the exception of output drive, and the common I/O optimization for the 7C148 and 7C149. For more detailed information on these products, refer to the available data sheets.

GENERIC I/O CHARACTERISTICS

Input and output characteristics fall generally into two categories, when the area of operation falls within the normal limits of $V_{\rm CC}$ and $V_{\rm SS}$ plus or minus approximately 600 mV, and abnormal circumstances when these limits are exceeded. Inputs under normal operating conditions are voltages that switch between logic "0" and logic "1". We will consider operation in a positive true environment and therefore a logic "1" is more positive than a logic "0". The I/O characteristics of the devices we are concerned with are what is considered to be TTL compatible. Therefore a logic "1" is 2.0V, while a logic "0" is 0.8V. The input of a device must be driven greater than 2.0V not to exceed $V_{\rm CC}+0.6V$ to be considered a logic "1" and to less than 0.8V but not less than $V_{\rm SS}-0.6V$ to be considered a logic "0"

Output characteristics represent a signal that will drive the input of the next device in the system. Since the levels we are dealing with are TTL, we may assume that the V_{IL} and

V_{IH} values of 0.8 and 2.0V referenced above are valid. In consideration of noise margin however, driving the input of the next stage to the required VIL or VIH is not sufficient. Noise margins of 200 to 400 mV are considered more than adequate, and therefore the V_{OH} we deal with is 2.4V while the V_{OL} is 0.4V, providing a noise margin of 400 mV. Since the driven node consists of both a resistive and a capacitive component, output characteristics are specified such that the output driver is capable of sinking IOL at the specified VOL, and capable of sourcing IOH at VOH. Since the values of IOL and IOH differ depending on the device, these values are shown in Table 1. Outputs have one other characteristic that we need to be concerned with, Output Short Circuit Current or IOS. This is the maximum current that the output will source when driving a logic "1" into VSS. We need to be concerned for two reasons. First, the output should be capable of supplying this current for some reasonable period of time without damage, and second, this is the current that charges the capacitive load when switching the output from a "0" to a "1" and will control the output rise time.

Since memories such as these are often tied together, we are also concerned about the output characteristics of the devices when they are deselected. All of the devices in this family feature three state outputs such that in addition to their active conditions when selected, when deselected, the outputs are in a high impedance condition which does not source or sink any current. In this condition, as long as the input is driven in its normal operating mode, it appears as an open, with less than 10 μ A of leakage. Thus to any other device driving this node, it is non-existent.



TECHNOLOGY DEPENDENCIES AND BENEFITS

Some of the products in this application note were originally produced in a BIPOLAR technology, some have since been re-engineered in NMOS technology and Cypress has now produced them in a speed optimized CMOS technology. There are both technology dependencies and benefits relative to the design of input and output structures that are associated with each technology. The designer who uses these products should be knowledgeable of these characteristics and how they can benefit or impede a design effort. One of the most obvious is that both NMOS and CMOS device inputs are high impedance, with less than 10 µA of input leakage. Bipolar devices, however, require that the driver of an input sink current when driving to VIL, but appear as high impedance at VIH levels. This is due to the fact that the input of a bipolar device is the emitter of a bipolar NPN type device with its base biased positive. The bias is what establishes the point at which the input changes from requiring current be sourced to high impedance and is 1.5V. This switching level is the reason that AC measurements are done at the 1.5V level. Although NMOS and CMOS device inputs do not change from low to high impedance, great care is taken to balance their switching threshold at 1.5V. To a system designer this allows fanout to consider only capacitive loading with MOS devices while bipolar has both a capacitive and DC component. The other input characteristic which differs from bipolar to MOS is the clamp diode structure. This structure exists in both MOS and bipolar, however in MOS that uses BIAS GENERATOR techniques, all high speed MOS devices, the diode does not become forward biased until the input goes more negative than the substrate bias generator +1diode drop. Since the bias generator is usually about -3Vthis has the effect of removing the clamping effect.

I/O Parametrics

CMOS/NMOS/BIPOLAR INPUT CHARACTERISTICS

Although NMOS, CMOS and BIPOLAR technologies differ fairly widely, the I/O characteristics tend to fall into two areas. The traditional characteristics are the TTL derivatives that have been covered above, and are documented in Table 1. With the exception of the differences in input impedance between MOS and BIPOLAR devices all three technologies are used to produce TTL compatible products. The second camp is the true CMOS interface where signals swing from VSS to VCC. These interface specifications define a "1" as greater than $V_{CC} - 1.5V$ and a "0" as less than V_{SS} + 1.5V. In addition, loads are primarily capacitive. Only devices produced in a CMOS technology are capable of behaving in this manner. CMOS devices can, however, handle both TTL and CMOS inputs. Devices such as the ones described in this application note have input characteristics depicted in Figure 2.




Figure 2. Input Voltage vs. Current

Table 1. DC Parameters

Parameters	Description	Test Conditions	7C122		7C148/9		7C189/90		Units
	Description	Test Conditions	Min.	Max.	Min.	Max.	Min.	Max.	Omto
V _{OH}	Output High Voltage	$V_{CC} = Min., I_{OH} = -5.2 \text{ mA}$	2.4		2.4		2.4		V
V _{OL}	Output Low Voltage	$V_{CC} = Min., I_{OL} = 8.0 \text{ mA}$		0.4		0.4		0.4	V
V _{IH}	Input High Voltage		2.1	V _{CC}	2.0	v_{cc}	2.0	v_{cc}	v
v_{IL}	Input Low Voltage		-3.0	0.8	-3.0	0.8	-3.0	0.8	v
I _{IL}	Input Low Current	$V_{CC} = Max., V_{IN} = V_{SS}$		10		10		10	μΑ
I _{IH}	Input High Current	$V_{CC} = Max., V_{IN} = V_{CC}$		10		10		10	μΑ
I _{OFF}	Output Current (High Z)	$V_{OL} < V_{OUT} < V_{OH}, T_A = Max.$	-10	+ 10	-10	+10	-10	+10	μΑ
Output Short	$V_{CC} = Max., 0^{\circ}C < T_A < 70^{\circ}C$		-70		-90		-275	mA	
Ios	Circuit Current	$V_{OUT} = V_{SS}, -55^{\circ}C < T_{A} < 125^{\circ}C$		-80		-90		-350	mA



When operated in the TTL range, they perform normally. Operated in full CMOS mode, an additional benefit of power savings is realized as the current consumed in the input converter decreases as the input voltage rises above 3.0V, or falls below 1.5V. Since the input signal is in the 1.5 to 3.0V range only when transitioning between logic states, the power savings in a large array with true CMOS inputs can be significant. With input signals on over half of the pins of a device, significant savings in a large system can be realized by using CMOS input voltage swings even in TTL systems.

Switching Characteristics

Although this application note does not directly deal with the AC characteristics of high speed RAMs, the input and output characteristics of these devices have a great deal to do with the actual AC specifications. Conventionally, all AC measurements associated with high speed devices are done at 1.5V and assume a maximum rise and fall time. This eliminates the variations associated with the various configurations that the device will be used in as a figure of merit when testing the device, but does not mean that the designer can ignore these influences when designing a system. Maximum rise and fall time is usually found in the notes included on every data sheet. For the products referred to in this application note, a 10 ns maximum rise and fall time is specified for all devices with access times equal to or greater than 25 ns and a 5 ns maximum rise and fall time for all devices with access times less than 25 ns. The AC load and its Thévenin equivalent in Figure 3 represent the resistive and capacitive components of load which the devices are specified to drive. With either of these loads, the device will be required to source or sink its rated output current at its specified output voltage. The capacitance stresses the ability of the device output to source or sink sufficient current to slew the outputs at a high enough rate to meet the AC specifications. The high impedance load is a convenience to testing when trying to determine how rapidly the output enters a high impedance condition. Once the output enters a high impedance mode, the resistive divider will charge the capacitance until equilibrium is reached. Allowing for noise margin, testing for a 500 mV change is normal. By using a smaller capacitance than normal, the change will occur more quickly, allowing a more accurate determination of entry into the high impedance state.

SWITCHING THRESHOLD VARIATIONS

Switching threshold variations along with input rise and fall times can have an effect on the performance of any device. Input rise and fall times are under the control of the designer, and are primarily affected by capacitive loading, the driver and bus termination techniques. Switching threshold is affected by process variations, changes in V_{CC} and temperature. Compensation of these variables is the territory of the manufacturer, both at the design stage and the manufacturing of the device. Combined threshold shifts over full military temperature ranges and process variations average less than 100 mV. This translates directly to V_{IL} and V_{IH} variations which track well within the noise margins of normal system design particularly since the V_{OL} and V_{OH} changes track to the same 100 mV.

Input Protection Mechanisms THE ELECTROSTATIC DISCHARGE PHENOMENA

Because of their extremely high input impedance and relatively low (approximately 30V) breakdown voltage, MOS devices have always suffered from destruction caused by ESD (Electro Static Discharge). This has caused two actions. First, major efforts to design input protection circuits without impeding performance has resulted in MOS devices that are now superior to bipolar devices. Second, care in handling semiconductors is now common practice. Interestingly enough, bipolar products that once did not suffer from ESD have now suddenly become sensitive to the phenomena, primarily because new processing technology involving shallow junctions is in itself sensitive. MOS devices are in many cases now superior to bipolar products. A sampling of competitive BIPOLAR and NMOS 64 bit, 1K bit and 4K bit products reveals breakdown voltages as low as ± 150 V to greater than ± 2001 V magnitudes. The circuit in Figure 4 is used to protect Cypress products against ESD. It consists of two thick oxide field transistors wrapped around an input resistor and a thin oxide device




Figure 3. Test Loads






Figure 4. Input Protection Circuit

with a relatively low breakdown voltage of approximately 12V. Large input voltages cause the field transistors to turn on discharging the ESD current harmlessly to ground. The thin oxide transistor breaks down when the voltage across it exceeds the 12V level and it is protected from destruction by the current limiting of Rp. The combination of these two structures provides ESD protection greater than 2250V, the limit of the testing equipment available. In addition, repeated applications of this stress do not cause a degradation that could lead to eventual device failure as observed in functionally equivalent devices.

CMOS Latchup

The parasitic bipolar transistors shown in Figure 5 result in a built-in silicon controlled rectifier illustrated in Figure 6. Under normal circumstances the substrate resistor R_{SUB} is connected to ground. Therefore, whenever the signal on the pin goes below ground by one diode drop, current flows

from ground through R_{SUB} forward biasing the lower transistor in the effective SCR. If this current is sufficient to turn on the transistor, the upper PNP transistor is forward biased, the SCR turns on and normally destroys the device. Several solutions are obvious, decreasing the substrate resistance, or adding a substrate bias generator are two. The bias generator technique has several additional benefits, however, such as threshold voltage control which increases device performance and is employed in all Cypress products, along with guard rings which effectively isolate input and output structures from the core of the device and thus effectively decrease the substrate resistance by short circuiting the current paths. Latchup can potentially be induced at either the inputs or outputs. In true CMOS output structures as discussed above, the output driver has a PMOS pullup which creates additional vertical bipolar PNP transistors compounding the latchup problem. Additonal isolation using the guard ring technique can be used to solve this problem, at the expense of additional silicon




Figure 5. CMOS Cross Section and Parasitic Circuits



Substrate Bias Generator




Figure 6. Parasitic SCR and Bias Generator

area. Since all of the devices of concern here require TTL outputs, the problem is totally eliminated through the use of an NMOS pullup.

LATCHUP CHARACTERISTICS Inducing Latchup for Testing Purposes

Care needs to be exercised in testing for latchup since it is normally a destructive phenomena. The normal method is to power the device under test with a supply that can be current limited, such that when latchup is induced, insufficient current exists to destroy the device. Once this setup exists, driving the inputs or outputs with a current, and measuring the point at which the power supply collapses will allow non-destructive measurement of the latchup characteristics of the devices under question. In actual testing, with the device under power, individual inputs and outputs are driven positive and negative with a voltage and the current measured at which the device latches up. This provides the DC latchup data for each pin on the device as a function of trigger current.

Measurement of Latchup Susceptability

Actually measuring the latchup characteristics of devices should encompass ranges of reasonable positive and negative currents for trigger sources. Depending on the device, latchup can occur as low as a few mA to as high as several hundred mA of sink or source current. Devices which latch at trigger currents of less than 20 to 30 mA are in danger of encountering system conditions that will cause latchup failure.

Competitive Devices

Although there are few devices directly competitive with the Cypress devices covered in this application note, the latchup characteristics of the closest functionally similar devices were measured. The results show devices the latchup at as low as 10 mA all the way to devices that can sustain greater than 100 mA of trigger current without latchup. The Cypress devices covered in this document can sustain greater than 200 mA without incurring latchup, far more than is possible to encounter in any reasonable system environment.

Elimination of Latchup in Cypress RAMs

Since the latchup characteristic is one that inherently exists in any CMOS device, rather than change the laws of physics, we design to minimize its effects over the operating environment that the device must endure. These include temperature, power supply and signal levels as well as process variations. There are several techniques employed to eliminate the latchup phenomena. Two of them involve effectively moving the trigger threshold so far outside the operating range as to make it impossible to ever encounter. These are either using low impedance, epitaxial, substrates and/or a substrate bias generator. The use of a low impedance substrate has the effect of increasing the undershoot voltage required to generate the required trigger current that causes latchup. A substrate bias generator has two effects which help to eliminate latchup. First, by biasing the substrate at a negative, -3.0V, voltage, the parasitic diodes can not be forward biased unless the undershoot exceeds the -3V by at least one diode drop. Second, if undershoot is this severe, the impedance of the bias generator itself is sufficient to deter sufficent trigger from being generated. The bias generator has one additional noticeable characteristic, it effectively removes the input clamp diode. This is due to the anode of the diode connecting to the substrate which is at -3.0V. Therefore, even though the diode exists as shown in Figure 4, DC signals of -3.0V do not forward bias the diode and exhibit the clamp condition. The benefits of this are apparent in higher noise tolerance as substrate currents due to input undershoot do not occur.





Figure 7. Bias Generator Characteristics








Figure 8. Input V/I Characteristics

Figures 8 and 9 represent the voltage and current characteristics of the devices discussed in this application brief. Figure 8 is characteristic of an input pin, and Figure 9 an output pin in a high impedance state. In Figure 8, the input covers +12V to -6V, well outside the -3 to +7V specification. Referring to Figure 4 to understand these characteristics, when the input voltage goes negative, the thin oxide transistor acts as a forward biased diode and the

Figure 9. Output V/I Characteristics

slope of the curve is set by the value of R_P . As the input voltage goes positive, leakage current only flows. The output characteristics in Figure 9 show the same phenomena, with the exception that, since this is not an input, no protection circuit and therefore no R_P exists. An equivalent thin film device acts as a clamp diode which limits the output voltage to approximately -1V at -5 mA.



Understanding FIFOs

Introduction

FIFO is an acronym for First-In-First-Out.

In digital electronics, a FIFO is a buffer memory that is organized such that the first data entered into the memory is also the first data removed from the memory.

History of FIFOs

Software FIFOs

Software FIFOs have been (and are being) used extensively in computer programs where tasks are placed in queues waiting for execution. In the programmers' language the program (process) that puts data into the memory is a "producer" and the program that takes data out is a "consumer". Obviously the producer and the consumer cannot access the memory simultaneously. It is the responsibility of the programmer to insure that contention does not occur. Data transfer via a shared memory is a standard programming technique but it is not feasible to have the processor in the data path for data rates greater than 5 Megabytes per second (MB/s). For higher data rates DMA, FIFO, or some combination of the two techniques are used to transfer information.

Hardware FIFOs

In the design of systems, once procedures are standardized and verified in software, the software can be replaced with hardware. The benefits of doing this are improved performance, reduced software, ease of design and usually reduced costs.

Register Array

The first hardware FIFOs were of the "register array" architecture and included the serializer/deserializer (SERDES) within the IC. As they evolved, and due to the ubiquitous microprocessor, the parallel input and parallel output configuration became the standard. For applications that required SERDES users added external shift registers.

The method of transferring data from one register to another is called a "bucket brigade". The transfer is controlled by a "valid data" bit (one per word) that designates which words have been written into but not yet read from and combinatorial control logic. The time for this logic to propagate a word of data from the input to the output of an initially empty FIFO is called "fallthrough time".

Dual Port Ram

The "second generation" of FIFOs are of the "dual port RAM" architecture. In order to achieve truly independent, asynchronous operation of inputs and outputs, the capability to read and write simultaneously must be designed into the basic memory cell.

The fallthrough time present in the register array organization is eliminated by the RAM architecture. However, the RAM must be (internally) addressed, which requires two pointers. One points to the location to be written into and the other points to the location to be read from. In addition, a bit is required for every FIFO word to designate which words have been written to but not yet read.

Applications

FIFOs are used as building blocks in applications where equipment that are operating at different data rates must communicate with each other, i.e., where data must be stored temporarily or buffered.

These include:

- Word processing systems
- Terminals
- Communications systems; including Local Area Networks
- EDP, CPU, and peripheral equipment; including disk controllers and streaming tape controllers

The Ideal FIFO

The characteristics of an ideal FIFO are: INPUTS

- Infinitely variable input frequency (0 to infinity)
- Infinitely variable input handshaking signals
- **OUTPUTS**
- Infinitely variable output frequency
- Infinitely variable output handshaking signals



The Ideal FIFO (Continued)

BOTH

• Inputs and outputs are completely independent and asynchronous to each other, except that over-run or under-run are not possible.

STATUS INDICATORS

- Full/empty
- One-half full, 1/4 full, 1/4 empty

LATENCY

• The latency should be zero. In other words, the data should be available at the FIFO outputs as soon as it is written. In the empty condition this would be the next cycle.

EXPANSION

• Expandable word length and depth without external logic and without performance degradation.

NO FALLTHROUGH OR BUBBLETHROUGH TIME

Analysis of Present Architectures

Register Array

The first Integrated Circuit FIFOs were an extension of the simplest FIFO of all; a serial shift register.

Input Stage

As illustrated in Figure 1, the input stage is a one word by m-bit parallel shift register that is under control of the input handshaking signals SI (Shift In) and IR (Input Ready).

Output Stage

The output stage is also a one word by m-bit parallel shift register that is under control of the output handshaking signals OR (Output Ready) and SO (Shift Out).

Register Array

The middle N-2 X m-bit registers are controlled by signals derived from the preceding control signals.

Valid Data

A flag bit is associated with each word of the FIFO in order to tell whether or not the data stored in that word is valid. The usual convention is to set the bit to a one when the data is written and to clear it when the data is read.

Fallthrough and Bubblethrough

The preceding statements regarding input and output stages are not precisely correct under two special conditions, which occur when the FIFO is empty and full:

EMPTY CONDITION - FALLTHROUGH

In the empty condition the data must enter the input stage and propagate to the output stage. This is called Fallthrough time and it limits the output data rate.

FULL CONDITION - BUBBLETHROUGH

When the FIFO is full and one word is read, all of the remaining words must move down one word (or the empty word must propagate to the input). This is called Bubblethrough time and it limits the input data

As we shall see, Bubblethrough time and Fallthrough time are usually equal because the same logic is used.

Dual Port RAM Architecture

The dual port RAM architecture refers to the basic memory cell used in the RAM. By adding read and write transistors to the conventional two transistor RAM cell, the read and write functions can be made independent of each other. Obviously this increases the size of the RAM cell, but doing this is more than compensated for by simpler control logic and improved performance.

The RAM requires two address pointers; one to address the location where data is to be written and the other to address where data is to be read. Comparators are used to sense the empty and full conditions and control logic is required to prevent over-run and under-run.




Figure 1. Register Array Architecture



Analysis of FIFOs

The procedure will be to first analyze the FIFO as a "black box" and then to compare the most important characteristics of a class of representative FIFOs with the characteristics of the CY7C401 FIFO.

The class of FIFOs chosen is the industry standard XXX401A and XXX402A that are available from Fair-child, National and Monolithic Memories. The 401 is 64 x 4 and the 402 is 64 x 5 with the same performance. Both are of the register array architecture. Both are expandable in depth (number of words), which is called cascadeable, without additional logic as well as expandable in word width (number of bits per word) with additional logic. The operation will first be analyzed in the standalone configuration.

Functional Description Data Input - Refer to Figures 2, 3

After power on the Master Reset (MR) input is pulsed low to initialize the FIFO. When the IR output goes high it signifies that the FIFO is able to accept data from the producer at the DI inputs. Data is entered into the input stage when the SI input is brought high (if IR is also high). SI going high causes IR to go low, acknowledging receipt of the data, which is now in the input stage.

When SI goes low (in response to IR going low) and if the FIFO is not full, IR will go back high, indicating that more room is available in the FIFO. At the same time SI goes low data is propagated to the next empty location, which

may be the second location, but could be any location up to but not including the output stage.

Data Output - Refer to Figures 4, 5

Data is read from the DO outputs of the output stage under control of the SO and OR handshaking signals. The high state of OR indicates to the consumer that valid data is available at the outputs. When OR is high, data may be shifted out by bringing the SO line high (request), which causes the OR line to go low (acknowledge). Valid data is maintained on the outputs as long as SO is high. When SO goes low (in response to OR going low) and if the FIFO is not empty, OR will go back high, indicating that there is new valid data at the outputs. If the FIFO is empty OR will remain low and the data on the outputs will not change.

Empty/Full

If the FIFO is empty, OR will not go high within a fall-through time after SO goes low, so this condition may be sensed and used to indicate EMPTY.

Similarly, if the FIFO is full, IR will not go high within a bubblethrough time after SI goes low, so this condition may be sensed and used to indicate FULL.

Standalone Operation Input Data Setup and Hold

The input data must be stable for an amount of time equal to the setup time ($t_{\rm IDS}$) before the rising edge of SI and




Figure 2. Method of Data Input

Notes:

Shift in pulses applied while Input Ready is LOW will be ignored.

- ⊕ External "producer" response time.
- + SI pulse could be of fixed positive duration and would then not depend upon response time of producer.
- Input Ready HIGH indicates space is available and a Shift in pulse may be applied.
- 2 Input Data is loaded into the first word

- 3 Input Ready goes LOW indicating the first word is full.
- The Data from the first word is released to propagate to the second word.
- The Data from the first word is transferred to the second word. The first word is now empty as indicated by Input Ready HIGH.
- If the second word is already full then the data remains at the first word. Since the FIFO is now full, Input Ready remains low.




Figure 3. Input Timing for FIFO






Figure 4. The Method of Shifting Data Out of the FIFO

Notes:

- @ External "consumer" response time.
- + SO pulse could be of fixed positive duration and would then not depend upon response time of consumer.
- ① Output Ready HIGH indicates that data is available and a Shift Out pulse may be applied.
- 2 Shift Out goes HIGH causing the next step.

- ② Output Ready goes LOW.
- © Contents of word 52 (B-DATA) is released to propagate to word 53.

0044-4

0044-5

- Output Ready goes HIGH indicating that new data (B) is now available at the FIFO outputs.
- If the FIFO has only one word loaded (A-DATA) then Output Ready stays LOW and the A-DATA remains unchanged at the outputs.




Figure 5. Output Timing for Register Array FIFO

Notes:

The diagram assumes that, at this time, words 63, 62, 61 are loaded with A, B, C Data respectively.

remain stable for an amount of time equal to the hold time (t_{IDH}) after the rising edge of SI.

$$t_{IDS} = 0 \text{ ns}$$

$$t_{IDH} = 40 \text{ ns}$$

Input Timing

Figure 3 shows the timing relationships between the input data and the handshaking signals when operating at the maximum input data rate of 15 MHz. The Input Ready signal lags (follows) the rising edge of the Shift In signal by 40 ns (max.) for this two edge handshake.

Fallthrough Time

Figure 2 shows the method of entering data into the FIFO. The fallthrough time (Figure δ) is measured from the falling edge of the SI signal to the rising edge of the IR signal. This time is specified as $t_{PT}=1.6~\mu s$ (microseconds) on the data sheet.

② Data in the crosshatched region may be A or B Data.

Register Array Propagation Delay Time

The register array propagation delay time may be approximated by using the delay from the falling edge of the SO signal to the rising edge of the OR signal as being representative of the data propagation delay through the output stage and subtracting this from the fallthrough time.

Fallthrough time - Output Prop. Delay Time

The delay per stage is then calculated by dividing the register array propagation delay time by the number of stages the data propagates through.

Reg. Prop. Delay =
$$1.6 \mu s - 50 ns$$

= $1.55 \mu s$
Delay per stage = $\frac{1.55 \mu s}{64 - 2}$
= $25 ns$



Output Timing

Figure 5 shows the timing relationships between the output data and handshaking signals when operating at the maximum output data rate of 15 MHz. The Output Ready signal lags the Shift Out signal by 45 ns (max.) for this two edge handshake. Data is shifted to the output stage on the falling edge of SO, but does not stabilize until 45 ns later. OR goes low in response to SO going high (45 ns later) and then goes back high 50 ns (max) after the high to low transition of SO.

The reader may assume that the (new) output data is valid 50 - 45 = 5 ns before the rising edge of the OR signal, but this is incorrect. The data sheet specifies these two numbers only as maximums and not also as minimums. Evaluation of these FIFOs has revealed that the data may change several nanoseconds AFTER the rising edge of the OR signal.

The consumer is responsible for delaying the rising edge of the SO signal in order to satisfy his data setup time requirements, which may further reduce the throughput.

Full Condition

The maximum propagation delay from SI going low until IR goes high is 40 ns (Figure 3). The bubblethrough time for the full condition is illustrated in Figure 7. This time, tpT, is specified as 1.6 µs on the data sheet. The delay per stage is calculated by subtracting 40 ns from 1.6 µs and dividing by the number of stages (64 - 2).

Delay per stage =

Bubblethrough time - Output Delay time

Number of stages $=\frac{1.6 \ \mu s - 0.04 \ \mu s}{64 - 2}$

Bubblethrough Time

The bubblethrough timing is illustrated in Figure 7. It is seen to be equal to the fallthrough time.

0044-6

0044-7




Figure 6. Fallthrough Timing

- Notes:
- FIFO initially empty.
- @ Consumer requests data.
- Producer enters data.
- Data enters internal register
- 3 Data is available at output.




Figure 7. Bubblethrough Timing

Notes:

- O FIFO is initially full.
- ② Shift In held HIGH.
- 3 Consumer reads data.
- Empty location begins to
- propagate to input.
- S Empty location reaches input.



Maximum Throughput Calculations

The maximum throughput of the FIFO is seen to be limited by the fallthrough time when it is empty and the bubblethrough time when it is full.

The "throughput period" corresponding to the "standalone period" (t_A) and the fallthrough time (t_F) is:

$$T_{\text{max.}} = t_{\text{A}} + t_{\text{F}}$$

Converting to frequency yields

$$\frac{1}{F_{max.}} = \frac{1}{F_A} + t_F$$

Rearranging and solving for Fmax yields

$$F_{\text{max}} = \frac{1}{\frac{1}{F_A} + t_F}$$
 EQ. 1

The expressions for the throughput frequencies for the FIFO under the full and empty conditions are then;

EMPTY FIFO

$$F_{in} = F_{in \text{ (max.)}}$$
$$F_{out} = \frac{1}{\frac{1}{F_A} + t_F}$$

FULL FIFO

$$F_{out} = F_{out (max.)}$$

$$F_{in} = \frac{1}{\frac{1}{F_A} + t_F}$$

The maximum throughput that can be handled by a "nearly empty" or a "nearly full" FIFO operating in the standalone mode is then:

$$F_{\text{(max.)}} = \frac{1}{\frac{1}{F_A} + t_F}$$

$$F_{\text{(max.)}} = \frac{1}{\frac{1}{15 \text{ MHz}} + 1.6 \text{ }\mu\text{s}} = \frac{1}{1.667 \text{ }\mu\text{s}}$$

 $F_{(max.)} = 599.88 \text{ kHz}$

Note that this is considerably less than the 15 MHz specified on the data sheet.

FULLNESS SENSITIVITY (STANDALONE)

The number of words written into the FIFO corresponding to the fallthrough time if the input data rate is at the maximum (15 MHz) is:

$$\frac{F_{in}}{F \text{ fallthrough}} = \frac{15 \text{ MHz}}{\frac{1}{1.6 \,\mu\text{s}}} = 24 \text{ words.}$$
 EQ. 2

Since the bubblethrough time is the same as the fallthrough time (in this case) the same number of words can be output at the maximum data rate from a full FIFO. What this means is that the FIFO can operate at its maximum data rate (15 MHz) only when it is between 24 words and 64 - 24 = 40 words full. In order to NOT be sensitive to its fullness, the FIFO must be operated at a maximum frequency less than or equal to the frequency corresponding to the fallthrough/bubblethrough time (625 KHz).

I propose defining a Fullness Sensitivity (FS) figure of merit for FIFOs that is a measurement of the capacity range (or fullness) over which the FIFO can be operated at its maximum input rate AND its maximum output rate. The FS is normalized; one (1) is ideal and 1 > FS > 0.

$$FS = \frac{N - F_{IA} t_F - F_{OA} t_B}{N}$$
 EQ. 3

Where: FS = Fullness Sensitivity in words

N =The number of words in the FIFO

FIA = Standalone maximum input frequency

t_F = Fallthrough time

FOA = Standalone maximum output frequency

t_B = Bubblethrough time

As an example we will calculate FS for a typical register array FIFO.

$$F_{IA} = F_{OA} = 15 \text{ MHz}$$

 $t_F = t_B = 1.6 \mu s$
 $N = 64 \text{ words}$

$$FS = \frac{64 - 15 \times 10^{6} \times 1.6 \times 10^{-9} - 15 \times 10^{6} \times 1.6 \times 10^{-9}}{64}$$

$$FS = \frac{64 - 24 - 24}{64}$$

If the partial products would have had fractional parts we would have rounded them up to the next highest integers.

FIFO Expansion

The interconnection of two 64 word FIFOs to form a 128 x 4 FIFO is shown in *Figure 8*. Observe that the OR output of the first FIFO becomes the SI input of the second FIFO and that the IR of the second becomes the SO input to the first.

What this means is that the bubblethrough/fallthrough times serially add when the FIFOs are cascaded.

The maximum throughput that can be handled by two FIFOs cascaded together is:

$$F_{(\text{max.})} = \frac{1}{\frac{1}{F_A} + 2 t_F}$$

$$F_{(max.)} = 306 \text{ KHz}$$

Where, as before, $F_A = 15$ MHz, $t_F = 1.6 \mu s$.

0044-9



Analysis of FIFOs (Continued)

In general, when N FIFOs are cascaded together, the maximum throughput of the combination is:

$$F_{\text{(max.)}} = \frac{1}{\frac{1}{F_A} + N t_F}$$
 EQ. 4

The FS is also affected by the cascading of FIFOs. If N FIFOs are cascaded together the number of words that can be output or input is N times that of the standalone condition.

$$\frac{F_{in}}{F \text{ fallthrough}} = \frac{F_A}{\frac{1}{N \text{ tr}}}$$
 EQ. 5

If this number is greater than the actual (physical) FIFO depth it means that the FIFO cannot be operated at its maximum frequency.

To make a wider word, as well as a deeper FIFO, connect the FIFOs as illustrated in *Figure 9*. Composite IR and OR signals must be generated using two external AND gates (e.g., 74LS08) to compensate for variations in the propagation delay of these signals from device to device. The maximum throughput for this configuration is 205 KHz (N = 3 in preceding formula).

Cascadability Considerations

In order to guarantee the ability of multiple FIFOs to reliably cascade with each other using the handshaking method previously described, certain conditions must be met. These are now considered.

SI or OR Signal Compatability

In the cascaded configuration, the OR signal of the Nth FIFO must be specified such that it can be detected when it is applied to the SI input of the N+1th FIFO. See Figure 8. This means that the minimum high time (positive pulse width) of the OR output signal of the input FIFO must be able to be recognized at the SI input of the output FIFO.

IR and SO Signal Compatability

In the cascaded configuration, the IR output of the N+1th FIFO must be specified such that it can be detected when it is applied to the SO input of the Nth FIFO.

Minimum Delay Between SI and IR

The minimum delay between SI going HIGH and IR going LOW is an unspecified parameter in the industry standard




Figure 8. 128 x 4 FIFO




Figure 9. 192 x 8 FIFO



data sheets. The Cypress FIFO exhibits a 6 to 10 ns minimum delay. Care must be taken when mixing Cypress FIFOs and competitive FIFOs to insure that the parts will cascade with one another. In general, delaying the IR output of the Cypress FIFOs enables competitive parts to cascade with Cypress parts. The Cypress FIFO can always recognize the output of the competitive product.

Minimum Delay Between OR and SO

Another unspecified industry parameter is the delay between OR and SO. The minimum delay for Cypress FIFOs is 6 ns. A 500 pF capacitor added between the OR pin and ground and the IR pin and ground of all Cypress FIFOs will permit cascading with competitive FIFOs. These capacitors delay the signals the appropriate amount of time.

Cascading at the Operating Frequency

In order to operate at a given frequency, F_O, in the cascaded configuration the following relationship must be satisfied;

$$t_{SIH} + t_{IRH} < \frac{1}{F_O}$$

This condition is met by both the MMI and Cypress FIFOs.

Description of the CY7C401

A block diagram of the CY7C401 is shown in *Figure 10*. It is a direct, pin for pin, functional equivalent, improved performance, replacement for the register array FIFOs. The similarities and differences between the 401, 402, 403, and 404 are summarized in the table.

Product	Configuration	tF	Package	Description
CY7C401	64 x 4	65 ns	16 pin DIP	INDUSTRY STANDARD
CY7C403	64 x 4	65 ns	16 pin DIP	Pin 1 is three-state output enable
CY7C402	64 x 5	65 ns	18 pin DIP	INDUSTRY STANDARD
CY7C404	64 x 5	65 ns	18 pin DIP	Pin 1 is three-state output enable




Figure 10. CY7C401 Block Diagram

0044-11



Description of the CY7C401 (Continued)

Architecture Refer to Figure 10

The architecture is that of a dual port RAM, which is accessed by two pointers; a read pointer and a write pointer. The input data and output data do not reside in input or output registers as in the register array architecture. Instead, the pointers address the memory locations of the input and output data. Comparators are used to control the IR and OR lines to prevent overflow and underflow. The key to this architecture is the dual port RAM cell, which is

illustrated in *Figure 11*. It is only 1.2 square mils in area. Separating the read and write functions enables the memory cell to be read from and written to simultaneously and independently. This increases the basic cell size, but simplifies the overall architecture and improves the performance.

The bubblethrough time is greatly reduced (65 ns versus $1.6~\mu s$) because it now represents the time required to update the pointers, not the time required for data to propagate through the memory array.




Figure 11A. CY7C401 Ram Cell Layout

Figure 11B. Cell Schematic



Description of The CY7C401 (Continued)

Functional Description

To the "outside world" the CY7C401 appears functionally equivalent to the register array FIFOs. All of the timing diagrams as well as the expansion diagrams of *Figures 8* and 9 apply.

Input data is sampled with the rising edge of the SI signal if the IR signal is high. The input (write) pointer is incremented on the falling edge of the SI signal.

Data is output with the falling edge of the SO signal if the OR signal is high. The output (read) pointer is incremented on the rising edge of the SO signal.

Output Timing

In the discussion on output timing it was pointed out that (for the register array FIFO) the way the timing of the data out with respect to OR, there is no guarantee that the data will be stable before the rising edge of OR. This time (tsoR) is guaranteed to be a minimum of 5 ns on the CY7C401 data sheet.

Comparison of Register Array FIFOs and the CY7C401

Throughput

Using equation 4 the values in the following table were calculated and are plotted in *Figure 12*.

Fullness Sensitivity Register Array FIFOs in the Standalone Mode

Equation 2 was used to calculate the number of words that could be input and output corresponding to the maximum frequency of 15 MHz. Subtracting these from the FIFO capacity (64) gives us the capacity range over which the FIFO can operate at its maximum rate. This was calculated to be between 24 and 40 words, or 32 ± 8 words. Equation 3 was used to calculate the FS and it was found to be 0.25.

Using equation 2 we have;

$$\frac{F_{in}}{F \text{ fallthrough}} = \frac{F_A}{\frac{1}{t_F}}$$

$$= \frac{15 \text{ MHz}}{\frac{1}{67 \text{ ns}}} = 0.975 \text{ words}$$

The CY7C401 is seen to be much less sensitive to fullness than the register array FIFOs. Its capacity can range from 2 to 63 words, or 32 ± 31 words in the standalone mode.

The Fullness Sensitivities are plotted in Figure 13. They are also plotted in a slightly different form in Figure 14.

A little thought will convince the reader that Fullness Sensitivity is another way of quantifying the range of the difference between input and output data rates. The closer the FS is to 1 the greater the capacity of the FIFO to handle bursts of data.

Latency

The classic definition of latency is the difference, in elapsed time, between when a resource is requested and when it is granted. In disks, the worst case latency is the time required for one revolution of the disk. The average latency is then the time required for one-half a revolution. The assumptions are one head per track and no contention for the head

Worst Case Latency - refer to Figures 6 and 7

The worst case latency for the consumer occurs when the FIFO is empty and for the producer when it is full. It is;

Where:
$$t_{in} + t_{out} + t_F$$

 $t_{in} = \text{period of the input frequency}$
 $t_{out} = \text{period of the output frequency}$
 $t_F = \text{Fallthrough time}$

Average Latency


If the FIFO is operated such that it is not sensitive to its fullness $t_F = 0$. In addition, if $t_{in} = t_{out}$ the average latency is one cycle. Otherwise, it is;

$$\frac{t_{\rm in} + t_{\rm ou}}{2}$$

				Throughput	
	N	D	C67401A	CY7C401-5	CY7C401-25
FA	_	_	15 MHz	15 MHz	25 MHz
tF	_	_	1.6 μs	65 ns	65 ns
	1	64	600 KHz	7.57 MHz	9.52 MHz
	2	128	306 KHz	5.01 MHz	5.8 MHz
	4	256	155 KHz	3 MHz	3.3 MHz
	8	512	77.7 KHz	1.7 MHz	1.78 MHz
	16	1024	38.9 KHz	903 KHz	925.9 KHz
	32	2048	19.5 KHz	465.7 KHz	471 KHz



Comparison of Register Array FIFO's and the CY7C401 (Continued)






Figure 12. Maximum FIFO Throughput vs. Depth

Figure 13. Fullness Sensitivity in the Standalone Mode




Figure 14. Standalone Throughput



Summary and Conclusions

In most systems where FIFOs are used they are neither full nor empty, except at the beginning or end of an operation. After analyzing the preceding two FIFOs the reader can understand why. Serious performance degradation occurs under these conditions, especially if the FIFO uses the register array architecture. To compensate for this, manufacturers have added one-half empty/full indicators (etc.), which has helped by alerting the system controller before the performance suffers.

A better solution to the performance problem is to use a FIFO that has the dual port RAM architecture, which has been shown to result in a superior performance FIFO.

LIST OF ILLUSTRATIONS

- Fig. 1 Register Array Architecture
- Fig. 2 Method of Data Input
- Fig. 3 Input Timing for FIFO

- Fig. 4 Method of Shifting Data Out of the FIFO
- Fig. 5 Output Timing for C67401A
- Fig. 6 Fallthrough Timing
- Fig. 7 Bubblethrough Timing
- Fig. 8 128 x 4 FIFO
- Fig. 9 192 x 8 FIFO
- Fig. 10 CY7C401 Block Diagram
- Fig. 11A CY7C401 RAM Cell Layout
- Fig. 11B Cell Schematic
- Fig. 12 FIFO Throughput Versus Depth
- Fig. 13 Fullness Sensitivity Comparison; Standalone Mode
- Fig. 14 Throughput in the Standalone Mode



74F189 Application Brief

Introduction

There are available in the market a number of high speed 64 bit static RAMs organized 16 by 4 bits. Because of the various different manufacturers specifications, there is no apparent true second source for these products as each operates with some unique characteristics. The composite specifications contained in this applications brief will allow the interchangeable use of the Cypress CY7C189 with the 74F189 and the Cypress CY7C190 with the 74F219 with optimization for either power or performance.

Specifications

Depending on system requirements, the PERFORM-ANCE OPTIMIZED specification will allow the designer to select performance at the expense of power, and use either Cypress's CY7C189-18 or the 74F189 interchangeably. If, however, the major criteria is power the designer can achieve a 55 mA max power specification using the Cypress CY7C189-25 interchangeably with the 74F189 by designing with the POWER OPTIMIZED specification.

Electrical Characteristics Over the Operating Range


Parameters	Description	Test Conditions		Speed Optimized		Power Optimized		Units
				Min.	Max.	Min.	Max.	
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} =$	-3.0 mA	2.4		2.4		V
V _{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} =$	16.0 mA		0.5		0.5	V
V _{IH}	Input HIGH Voltage			2.0	V _{CC}	2.0	V _{CC}	V
v_{IL}	Input LOW Voltage	ч		-3.0	0.8	-3.0	0.8	V
I _{IX}	Input Leakage Current	$GND \leq V_I \leq V_{CC}$		-600	+20	-600	+ 20	μΑ
V _{CD}	Input Diode Clamp Voltage					_		
I _{OZ}	Output Leakage Current	$GND \leq V_0 \leq V_{CC}$		-50	+ 50	-50	+ 50	μΑ
Ios	Output Short Circuit Current	$V_{CC} = Max., V_{OUT} = GND$			-150		-150	mA
I _{CC} Power Supply Current	Power Supply Current	$V_{CC} = Max.,$	Commercial		90		55	mA
	$I_{OUT} = 0 \text{ mA}$	Military				70	mA	




Switching Characteristics Over the Operating Range

Parameters	Description	Speed Optimized		Power Optimized		Units
1 arameters	Description	Min.	Max.	Min.	Max.	
READ CYCLE						
t _{RC}	Read Cycle Time	27		27		ns
t _{ACS}	Chip Select to Output Valid		14		15	ns
tHZCS	Chip Select Inactive to High Z		12		15	ns
tLZCS	Chip Select Active to Low Z		12		15	ns
toha	Output Hold from Address Change	5		5		ns
t _{AA}	Address Access Time		27		27	ns
WRITE CYCL	E					
twc	Write Cycle Time	15		20		ns
tHZWE	Write Enable Active to High Z		14		20	ns
tLZWE	Write Enable Inactive to Low Z		12		20	
tAWE	Write Enable to Output Valid		29		29	ns
tpwE	Write Enable Pulse Width	15		20		ns
t _{SD}	Data Setup to Write End	15		20		ns
tHD	Data Hold from Write End	0		0		ns
tsA	Address Setup to Write Start	0		0		ns
t _{HA}	Address Hold from Write End	0		0		ns
tHCS	Chip Select Hold from Write End	6		6		ns

Read Cycle



Write Cycle





Sales Representatives and Distribution

Sales Representatives

Alabama

The Novus Group 14005 Coy's Dr. Huntsville, AL 35803 (205) 881-2207

Luscome Engineering 7533 E. First St. Scottsdale, AZ 85251 (602) 949-9333

California

Centaur Centaur 18006 Skypark Cr., Suite 106 Irvine, CA 92714 (714) 261-2123

Centaur 20720 Ventura Blvd., Suite 280 Woodland Hills, CA 91364 (818) 704-1655

Centaur — San Diego 9420 Farnham St., Suite 201A San Diego, CA 92123 (619) 278-4950

Cypress Semiconductor 3901 N. First St. San Jose, CA 95134 (408) 943-2600

Cypress Semiconductor 30423 Canwood, Suite 116 Agoura Hills, CA 91301 (818) 991-7118

Cypress Semiconductor 27281 Las Ramblas, Suite 200B Mission Viejo, CA 92691 (714) 643-0770

451 N. Bailey Avenue Mountain View, CA 94043 (415) 960-1550

Colorado

Thorson Rocky Mountain 7076 S. Alton Wy., Bldg. D Englewood, CO 80112 (303) 779-0666

Connecticut

HI.M

411 Highland Ave., Suite 2 S. Waterbury, CT 06708 (203) 753-9894

CM Marketing 4602 N.W. 3rd Dr. Delray Beach, FL 33445 (305) 496-0165

CM Marketing 1712 East Bay Dr., Suite G Largo, FL 33540 (813) 585-7841

Cypress Semiconductor 10014 N. Dale Marby Hwy, 101 Tampa, FL 33618 (813) 968-1504

Georgia

The Novus Group 3315 Park Colony Dr. Norcross, GA 30093 (404) 939-1135

Illinois

Micro Sales Inc. 54 West Seegers Road Arlington Hts., IL 60005 (312) 956-1000

Maryland

Arbotek Assoc. 102 West Joppa Rd Towson, MD 21204 (301) 825-0775

Massachusetts

Comsales 105 Chestnut St Needham, MA 02192 (617) 444-8071

Cypress Semiconductor 333 Elm St. Dedham, MA 02026 (617) 461-1778

Minnesota

Cypress Semiconductor 14525 Hwy 7, Suite 115 Minnetonka, MN 55345 (612) 935-7747

New Jersey

Comtek Plaza Office Ctr., Suite 404E Mt. Laurel, NJ 08054 (609) 235-8505

HLM 1280 Route 46 Parsippany, NJ 07054 (201) 263-1535

New York

HLM 64 Mariners Ln. Northport, NY 11768 (516) 757-1606

Reagan/Compar 6 Highland Ave. Albany, NY 12205 (518) 489-7408

Reagan/Compar 3737 Pheasant Ln. Endwell, NY 13760 (607) 754-2171

Reagan/Compar 400 Hooper Rd. Endwell, NY 13760 (607) 723-8743

Reagan/Compar 41 Winding Brook Dr. Fairport, NY 14450 (716) 271-2230

Reagan/Compar 41 Woodberry Rd. New Hartford, NY 13413 (716) 271-2230

Reagan/Compar 60 Yellowstone Dr. West Henrietta, NY 14586 (716) 271-2230

North Carolina

Tingen Tech. Sales Inc. 3901 Barrett Drive Raleigh, NC 27609 (919) 781-1100

Ohio

Lyons 4812 Frederick Rd. Suite 101 Dayton, OH 45414 (513) 278-0714

Lyons 4615 W. Streetsboro Rd. Richfield, OH 44131 (216) 659-9224

Oklahoma

Southern States Mktg. 9912 E. 114 St. Bixby, OK 74008 (918) 369-3233

Cypress Semiconductor 6950 S.W. Hampton St., Suite 217 Portland, OR 97223 (503) 684-1112

Pennsylvania

Lyons 3860 Washington Pike Bridgeville, PA 15017 (412) 745-8967

Texas

Cypress Semiconductor P.O. Box 801247 Dallas, TX 75380 (214) 248-8028

Southern States Mktg. 400 E. Anderson Ln., Suite 209 Austin, TX 78752 (512) 452-9459

Southern States Mktg. 1500 S. Dairy Ashford, 411 Houston, TX 77077 (713) 558-4900

Southern States Mktg. 1143 Rockingham, Suite 106 Richardson, TX 75080 (214) 238-7500

Thorson Rocky Mountain 2309 S. Redwood Rd. W. Valley City, UT 84119 (801) 973-7969

Washington

Venture Electronics P.O. Box 3034 Bellevue, WA 98009 (206) 454-4594

Wisconsin

Micro Sales Inc. N. 81 W. 12920 Leon Rd., Suite 115 Menomonee, WI 53051 (414) 251-0151

Cypress International Sales Representatives

Cypress Semiconductor International 51 Rue Du Moulin A Papier, Bte 11 1160 Brussels, Belgium Tel: (32) 02 6722220 Telex: 64677 CYP INT FAX: (32) 02 6738402

Austria

Hitronik GmBH Hitronik GmBH Auhofstrasse 41a A-1130 Wien Tel: (43) 0222 824199 Telex: 133738

Belgium

Microtronica Microtronica Rue De L'Aeronef 2 B-1140 Bruxelles Tel: (32) 02 2167061 Telex: 64709 MICRO B Tel: (32) 02 2167061

Canada

MSE 1419 Carling Ave., Suite 3 Hampton Park Plaza K127L7 (613) 722-7667

MSE 155 Gordon Baker Rd., Suite 210 Willowdale, Ontario M2H3N7 (416) 495-0778

Denmark

A/S Nordisk Electronik A/S NOTGISK Electronik Transformervej 17 DK-2730 Herlev Tel: (45) 02 842000 Telex: 35200 NORDEL DK FAX: (45) 02 921552

Finland

OY Fintronic Ab Melkonkatu 24 A SF-00210 Helsinki Tel: (358) 090 6926022 Telex: 124224 FTRON SF FAX: (358) 090 674886

France

Newtek SARL 18 Rue Du Morvan, Silic 531 F-94633 Rungis Cedex Tel: (33) 01 6876025 Telex: 203936F COSERM

Germany Astek GmBH

Covering Postal Code 1-5 only Carl-Zeiss-Strasse 3 D-2085 Quickborn Tel: (49) 4106-71084 Telex: 214082 ASK D

Metronik GmBH Metronik GmBH Covering Postal Codes 6-8 only Kapellenstrasse 9 D-8025 Unterhaching B., Munich Tel: (49) 089 6114063 Telex: 529524 METRO D

Italy

Dott. Ing. Giuseppe De Mico s.p.a. Viale Vittorio Venito, 8 I-20060 Cassina De Pechi Milano Tel: (39) 02 9520551 Telex: 330869 DEMICO I

Japan

Tomen Electronics 1-1 Uchisaiwai-Cho The Uchisalwan-Cho Chiyoda-Ku Tokyo 100 Tel: 03 5063473 Telex: 23548 TMELC A

Norway

Nordisk Electronik AB Smedsvingen 4, P.O. Box 130 N-1364 Hvalstad Tel: (47) 02 846210 Telex: 77546 NENAS N

Spain

Comelta S.A.
Emilo Munoz 41, Nave 1-1-2
E-Madrid 17
Tel: (34) 01 7543001
Telex: 42007 CETA-E

Sweden

Nordisk Electronik AB Sandhamnsgatan 71, P.O. Box 27301 S-10254 Stockholm Tel: (46) 08 635040 Telex: 10547 NORTRON S

Switzerland

Baerlocher Ag. Forrlibuck Strasse 150 CH-8005 Zurich Tel: (41) 01 429900 Telex: 822762 BAEZ CH

The Netherlands

Semicon B.V. P.O. Box 408, NL5600 AK, Eindhoven Office: Duivendijk 5B NL-5672 AD Nuenen Tel: (31) 40-838009 Telex: 51118 BEBON NL

United Kingdom

Pronto Electronic, Ltd. 466-478 Cranbrook Rd. Gants Hill. Ilford, Essex, 1G2 6LE Tel: (44) 01 5546222 Telex: 8954213 PRONTO G



Sales Representatives and Distribution

Distribution

Marshall Electronics Group

Alabama

3313 Memorial Parkway South Huntsville, AL 35801 (205) 881-9235

Arizona

835 West 22nd Street Tempe, AZ 85282 (602) 968-6181

California

Marshall Corporate Headquarters 9674 Telstar Avenue El Monte, CA 91731-3004 (818) 442-7204

788 Palomar Avenue Sunnyvale, CA 94086 (408) 732-1100

17321 Murphy Avenue Irvine, CA 92714 (714) 660-0951

8015 Deering Avenue Canoga Park, CA 91304 (818) 999-5001

10105 Carroll Canyon Road San Diego, CA 92131 (619) 578-9600

3039 Kilgore Avenue, Suite 140 Rancho Cordova, CA 95670 (916) 635-9700

7000 North Broadway Denver, CO 80221 (303) 427-1818

Connecticut

20 Sterling Drive Barnes Industrial Park, North P.O. Box 200 Wallingford, CT 06492 (203) 265-3822

Florida

4205 34th Street, SW Orlando, FL 32811 (305) 841-1878

1101 NW 62nd Street Suite 306D Ft. Lauderdale, FL 33309 (305) 928-0661

Georgia

4350J International Boulevard Norcross, GA 30093 (404) 923-5750

Illinois

1261 Wiley Road, Unit F Schaumburg, IL 60195 (312) 490-0155

Indiana

6990 Corporate Drive Indianapolis, IN 46278 (317) 297-0483

Kansas

8321 Melrose Drive Lenexa. KN 66214 (913) 492-3121

Maryland

8445 Helgerman Court Gaithersburg, MD 20877 (301) 840-9450

Massachusetts

One Wilshire Road Burlington, MA 01803 (617) 272-8200

Michigan

13760 Merriman Road Livonia, MI 48150 (313) 525-5850

Minnesota

3800 Annapolis Lane Plymouth, MN 55441 (612) 559-2211

New Jersey

101 Fairfield Road Fairfield, NJ 07006 (201) 882-0320

102 Gaither Drive Mt. Laurel, NJ 08054 (609) 234-9100

New York

10 Hooper Road Endwell, NY 13760 (607) 754-1570

1280 Scottsville Road Rochester, NY 14624 (716) 235-7620

275 Oser Avenue Hauppauge. LI. NY 11788 (516) 273-2424

North Carolina

5221 North Boulevard Raleigh, NC 27604 NC: (800) 722-0142 SC: (800) 334-2512

Ohio

5905B Harper Road Solon. OH 44139 (216) 248-1788

6212 Executive Boulevard Dayton, OH 45424 (513) 236-8088

Oregon

8230 SW Nimbus Avenue Beaverton, OR 97005 (503) 644-5050

Pennsylvania

102 Gaither Drive Mt. Laurel, NJ 08054 PA: (215) 627-1920

701 Alpha Drive, Suite 240 Pittsburg, PA 15238 (412) 963-0441

Texas

14205 Proton Road Dallas. TX 75234 (214) 233-5200 3698 Westchase Drive Houston, TX 77042 (713) 789-6600

8705 Shoal Creek Blvd., Suite 202 Austin, TX 78758 (512) 458-5654

Utah

3501 South Main Street Salt Lake City, UT 84115 (801) 261-0901

Washington

14102 NE 21st Street Bellevue, WA 98007 (206) 747-9100

Wisconsin

235 North Executive Drive Suite 305 Brookfield, WI 53005 (414) 797-8400

Cypress Electronics

2586 Seaboard Ave. San Jose, CA 95131 (408) 945-8400 (800) 538-5112



